A High Throughput Implementation of QC-LDPC Codes for 5G NR

被引:27
|
作者
Wu, Hao [1 ,2 ,3 ]
Wang, Huayong [4 ]
机构
[1] ZTE Corp, Dept Wireless Prod Res, Shenzhen 518055, Peoples R China
[2] ZTE Corp, Design Inst, Shenzhen 518055, Peoples R China
[3] ZTE Corp, State Key Lab Mobile Network & Mobile Multimedia, Shenzhen 518055, Peoples R China
[4] ZTE Corp, Microelect Res Inst, Shenzhen 518055, Peoples R China
关键词
5G NR; QC-LDPC; encoder; decoder; base matrix; PARITY-CHECK CODES; DECODER; CONSTRUCTION; OPTIMIZATION; ARCHITECTURE; DESIGN;
D O I
10.1109/ACCESS.2019.2960839
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Quasi-cyclic low-density parity-check (QC-LDPC) codes are the choice for data channels in the fifth generation (5G) new radio (NR). At the transmitter side, code bits from the QC-LDPC encoder are delivered to the rate matcher. The task of the rate matcher is to select an appropriate number of code bits via puncturing and/or repetition. Code bits that are not selected do not need to be encoded. At the receiver side, the de-rate matcher combines code bits of different transmission attempts and sends them to the QC-LDPC decoder. The output of the QC-LDPC decoder only needs to include necessary systematic bits. Unnecessary systematic bits and parity bits can be completely removed from the decoding process. Taking these considerations into account, a smaller sub-base matrix instead of a full-base matrix can be used in the encoding and decoding process. In this paper, we propose an efficient implementation of QC-LDPC codes for 5G NR. The full-base matrix is pruned before being used. Compared to the traditional schemes, the proposed scheme improves the throughput of QC-LDPC codes in 5G NR.
引用
收藏
页码:185373 / 185384
页数:12
相关论文
共 50 条
  • [41] A class of invertible circulant matrices for QC-LDPC codes
    Baldi, Marco
    Bambozzi, Federico
    Chiaraluce, Franco
    2008 INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY AND ITS APPLICATIONS, VOLS 1-3, 2008, : 222 - 227
  • [42] Row Division Method to Generate QC-LDPC Codes
    Yahya, Abid
    Sidek, Othman
    Salleh, M. F. M.
    Ghani, Farid
    AICT: 2009 FIFTH ADVANCED INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS, 2009, : 183 - 187
  • [43] Construction of QC-LDPC Codes Based On PSO Algorithm
    Yang, Yang
    Xiao, Yang
    2011 IET 4TH INTERNATIONAL CONFERENCE ON WIRELESS, MOBILE & MULTIMEDIA NETWORKS (ICWMMN 2011), 2011, : 118 - 122
  • [44] Obtaining structured generator matrices for QC-LDPC codes
    Battaglioni, Massimo
    Santini, Paolo
    Baldi, Marco
    Cancellieri, Giovanni
    2019 AEIT INTERNATIONAL ANNUAL CONFERENCE (AEIT), 111TH EDITION, 2019,
  • [45] A Fast and Efficient Encoding Structure for QC-LDPC Codes
    Yang, Zhixing
    Xie, Qiuliang
    Peng, Kewu
    Fu, Jian
    2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM, 2008, : 16 - 20
  • [46] SoC-FPGA-based Implementation of Iris Recognition Enhanced by QC-LDPC Codes
    Ma, Longyu
    Sham, Chiu-Wing
    2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), 2019, : 391 - 394
  • [47] Efficient Encoding of QC-LDPC Codes Related to Cyclic MDS Codes
    Kamiya, Norifumi
    Sasaki, Eisaku
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2009, 27 (06) : 846 - 854
  • [48] FPGA Implementation of High Performance QC-LDPC Decoder for Optical Communications
    Zou, Ding
    Djordjevic, Ivan B.
    OPTICAL METRO NETWORKS AND SHORT-HAUL SYSTEMS VII, 2015, 9388
  • [49] VLSI Architecture for Layered Decoding of QC-LDPC Codes With High Circulant Weight
    Sun, Yang
    Cavallaro, Joseph R.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (10) : 1960 - 1964
  • [50] High-Throughput FPGA-based QC-LDPC Decoder Architecture
    Mhaske, Swapnil
    Kee, Hojin
    Ly, Tai
    Aziz, Ahsan
    Spasojevic, Predrag
    2015 IEEE 82ND VEHICULAR TECHNOLOGY CONFERENCE (VTC FALL), 2015,