An optically clocked transistor array for high-speed asynchronous label swapping: 40 Gb/s and beyond

被引:20
|
作者
Urata, Ryohei [1 ]
Takahashi, Ryo [1 ]
Suemitsu, Tetsuya [1 ]
Nakahara, Tatsushi [1 ]
Suzuki, Hiroyuki [1 ]
机构
[1] NTT Corp, NTT Photon Labs, Atsugi, Kanagawa 2430198, Japan
关键词
high electron-mobility transistor (HEMT); label swapping; metal-semiconductor-metal (MSM); optical packet switching; optoelectronic integrated circuit (OEIC);
D O I
10.1109/JLT.2007.915279
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We describe the development of an optically clocked transistor array (OCTA) interface device for label swapping high-speed asynchronous burst optical packets. The OCTA integrates the three critical functions of serial-to-parallel (SP) conversion, parallel-to-serial (PS) conversion, and clock-pulse generation into a simple optoelectronic integrated circuit (OEIC) to create a single-chip interface between the input/output base-band optical labels and a CMOS label processor. The result is a high-performance label swapping solution which is compact and low power. In this paper, a detailed investigation of the design and optimization of the circuit is first performed, followed by testing of device stability under subsystem operating conditions. Finally, demonstrations of single-channel switching speeds allowing greater than 100-Gb/s operation, 40-Gb/s SP and PS conversion with an eight-channel OCTA, and error-free label swapping of 10-Gb/s asynchronous optical packets with a prototype label swapper module are described.
引用
收藏
页码:692 / 703
页数:12
相关论文
共 50 条
  • [31] High-Speed Electronic Technologies for 100 Gb/s Communications
    Boss, Hermann
    IEEE MICROWAVE MAGAZINE, 2009, 10 (02) : 127 - 128
  • [32] High-speed and high-sensitivity waveguide InAlAs avalanche photodiodes for 10-40 Gb/s receivers
    Nakata, T
    Takeuchi, T
    Makita, K
    Torikai, T
    LEOS 2001: 14TH ANNUAL MEETING OF THE IEEE LASERS & ELECTRO-OPTICS SOCIETY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 770 - 771
  • [33] Design of a 3-channel 5 Gb/s/ch deserializer array for high-speed parallel links
    Chang-Chun Zhang
    Ming Li
    Lei-Lei Liu
    Kui-Ying Yin
    Gang Bai
    Yu-Feng Guo
    Analog Integrated Circuits and Signal Processing, 2015, 82 : 197 - 207
  • [34] Design of a 3-channel 5 Gb/s/ch deserializer array for high-speed parallel links
    Zhang, Chang-Chun
    Li, Ming
    Liu, Lei-Lei
    Yin, Kui-Ying
    Bai, Gang
    Guo, Yu-Feng
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 82 (01) : 197 - 207
  • [35] 40 Gb/s High-speed mode-division multiplexing transmission employing NRZ modulation format
    Sabitu R.I.
    Khan N.G.
    Malekmohammadi A.
    Journal of Optical Communications, 2023, 44 (s1) : S1157 - S1165
  • [36] All-optical label swapping techniques for optical packets at bit-rate beyond 160 Gb/s
    Calabretta N.
    Jung H.-D.
    Dorren H.
    Journal of Networks, 2010, 5 (11) : 1343 - 1349
  • [37] High-Speed Electronic Circuits for 100 Gb/s Transport Networks
    Moeller, M.
    2010 CONFERENCE ON OPTICAL FIBER COMMUNICATION OFC COLLOCATED NATIONAL FIBER OPTIC ENGINEERS CONFERENCE OFC-NFOEC, 2010,
  • [38] Optical precoding technologies with high-speed DAC at 40G or beyond
    Sugihara, T.
    2011 ASIA COMMUNICATIONS AND PHOTONICS CONFERENCE AND EXHIBITION (ACP), 2012,
  • [39] A method of Hardware Support for High-Speed Data Capture at 40 Gbps and Beyond
    White, Joshua S.
    Pilbeam, Adam W.
    ENABLING PHOTONICS TECHNOLOGIES FOR DEFENSE, SECURITY, AND AEROSPACE APPLICATIONS VII, 2011, 8054
  • [40] Automated Full-Board SI Scan for High-Speed Applications up to 112Gb/s and Beyond
    Cai, Kevin
    Gao, Anna
    Sen, Bidyut
    Wan, Joshua
    Ling, Feng
    2021 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL & POWER INTEGRITY, AND EMC EUROPE (EMC+SIPI AND EMC EUROPE), 2021, : 429 - 429