Fabrication and Electrical Characterization of MONOS Memory with Novel High-κ Gate Stack

被引:0
|
作者
Liu, L. [1 ]
Xu, J. P. [1 ]
Chan, C. L. [2 ]
Lai, P. T. [2 ]
机构
[1] Huazhong Univ Sci & Technol, Dept Elect Sci & Technol, Wuhan 430074, Peoples R China
[2] Univ Hong Kong, Dept Elect & Elect Engn, Hong Kong, Peoples R China
基金
中国国家自然科学基金;
关键词
MONOS memory; high-kappa gate stack; charge storage layer; tunneling layer; blocking layer; FLASH MEMORY;
D O I
10.1109/EDSSC.2009.5394199
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel high-kappa gate stack structure with HfON/SiO2 as dual tunneling layer (DTL), AlN as charge storage layer (CSL) and HfAlO as blocking layer (BL) is proposed to prepare the charge-trapping type of MONOS non-volatile memory device by employing in-situ sputtering method. The memory window, program/erase and retention properties are investigated and compared with similar gate stack structure with Si3N4/SiO2 as DTL, HfO2 as CSL and Al2O3 as BL. Results show a large memory window of 3.55 V at PIE voltage of +8 V/-15 V, high program/erase speed and good retention characteristic can be achieved using the novel Au/HfAlO/AIN/(HfON/SiO2)/Si gate stack structure. The main mechanisms lie in the enhanced electron injection through the high-kappa HfON/SiO2 DTL, high trapping efficiency of the high-kappa AlN material and effective blocking role of the high-kappa HfAlO BL.
引用
收藏
页码:521 / +
页数:2
相关论文
共 50 条
  • [1] A Novel MONOS Memory With High-κ HfLaON as Charge-Storage Layer
    Liu, L.
    Xu, J. P.
    Ji, F.
    Huang, X. D.
    Lai, P. T.
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2011, 11 (02) : 244 - 247
  • [2] Issues in High-ĸ Gate Stack Interfaces
    Veena Misra
    Gerry Lucovsky
    Gregory Parsons
    [J]. MRS Bulletin, 2002, 27 : 212 - 216
  • [3] Issues in high-κ gate stack interfaces
    Misra, V
    Lucovsky, G
    Parsons, GN
    [J]. MRS BULLETIN, 2002, 27 (03) : 212 - 216
  • [4] Impact of defects on the high-κ/MG stack:: The electrical characterization challenge
    Pantisano, Luigi
    Ragnarsson, L. -A.
    Houssa, M.
    Degraeve, R.
    Groeseneken, G.
    Schram, T.
    Degendt, S.
    Heyns, M.
    Afanas'ev, V. V.
    Stesmans, A.
    [J]. MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2006, 9 (06) : 880 - 884
  • [5] Unpinned metal gate/high-κ GaAs capacitors:: Fabrication and characterization
    Shahrjerdi, Davood
    Oye, Michael M.
    Holmes, Archie L., Jr.
    Banerjee, Sanjay K.
    [J]. APPLIED PHYSICS LETTERS, 2006, 89 (04)
  • [6] Performance Analysis of Nanoscale Double Gate MOSFETs with High-κ Gate Stack
    Farzana, Esmat
    Chowdhury, Shuvro
    Ahmed, Rizvi
    Khan, M. Ziaur Rahman
    [J]. MECHANICAL AND AEROSPACE ENGINEERING, PTS 1-7, 2012, 110-116 : 1892 - 1899
  • [7] Gate-stack engineered NBTI improvements in high-voltage logic-for-memory high-κ/metal gate devices
    O'Sullivan, B. J.
    Ritzenthaler, R.
    Rzepa, G.
    Wu, Z.
    Litta, E. Dentoni
    Richard, O.
    Conard, T.
    Machkaoutsan, V.
    Fazan, P.
    Kim, C.
    Franco, J.
    Kaczer, B.
    Grasser, T.
    Spessot, A.
    Linten, D.
    Horiguchi, N.
    [J]. 2019 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2019,
  • [8] Impact of oxygen vacancies on high-κ gate stack engineering
    Takeuchi, H
    Wong, HY
    Ha, DW
    King, TJ
    [J]. IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 829 - 832
  • [9] A study on high-κ gate stack for MOS-FET
    Kundu, Soumik Kumar
    Karmakar, Samit
    Reza, Md. Samim
    Dutta, Arindam
    Taki, G. S.
    [J]. 2015 INTERNATIONAL CONFERENCE AND WORKSHOP ON COMPUTING AND COMMUNICATION (IEMCON), 2015,
  • [10] Electron holography characterization of the electrostatic potential of thin high-κ dielectric film embedded in gate stack
    Yao, Y.
    Yang, Y.
    Duan, X. F.
    Wang, Y. G.
    Yu, R. C.
    Xu, Q. X.
    [J]. APPLIED PHYSICS LETTERS, 2011, 99 (16)