Low cost ultra widebrand amplifier in 0.35 μm CMOS process

被引:0
|
作者
Modha, Kuldip N. [1 ]
Hayes-Gill, Barrie [1 ]
Harrison, Ian [1 ]
机构
[1] Univ Nottingham, Sch Elect Elect Engn, Nottingham NG7 2RD, England
关键词
UWB; amplifier; CMOS; wideband; VLSI;
D O I
10.1002/mop.23525
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A two stage ultra wideband (UWB) amplifier is presented. This amplifier incorporates multiple bandwidth enhancing techniques and is implemented in Austria micro systems (AMS) 0.35 mu m CMOS process technology. The amplifier consumes 39.5 mW of power exhibits a maximum gain of 13 dB, has input and output reflections below -9 and -10 dB, respectively over a -3 dB bandwidth of 4 GHz. The average measured noise figure is 6 dB and 1 dB compression point at 3 GHz is -12 dBm. (c) 2008 Wiley Periodicals, Inc.
引用
收藏
页码:1879 / 1881
页数:3
相关论文
共 50 条
  • [1] 6 GHz transimpedance amplifier for optical sensing system in low-cost 0.35 μm CMOS
    Li, M.
    Hayes-Gill, B.
    Harrison, I.
    [J]. ELECTRONICS LETTERS, 2006, 42 (22) : 1278 - 1280
  • [2] 2.75 GHz Low Noise 0.35 μm CMOS Transimpedance Amplifier
    Hammoudi, Escid
    Mokhtar, Attari
    [J]. 18TH MEDITERRANEAN CONFERENCE ON CONTROL AND AUTOMATION, 2010, : 928 - 932
  • [3] 2.9GHz 0.35μm CMOS low noise amplifier
    Tao, Rui
    Wang, Zhi-Gong
    Xie, Ting-Ting
    Chen, Hai-Tao
    [J]. Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2001, 29 (11): : 1530 - 1532
  • [4] High Bandwidth 0.35 μm CMOS Transimpedance Amplifier
    Escid, Hammoudi
    Imad, Boutarfa
    Mohamed, Djabela
    [J]. PROCEEDINGS OF 2012 INTERNATIONAL CONFERENCE ON COMPLEX SYSTEMS (ICCS12), 2012, : 605 - 610
  • [5] Investigation of Parallel Hybrid CMOS Envelope Amplifier Designed on AMS 0.35 μm Process
    Brusev, Tihomir
    Uzunov, Ivan
    Kunov, Georgi
    Gadjeva, Elissaveta
    [J]. 2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 339 - 342
  • [6] A 5 GHZ low-power, high-linearity low-noise amplifier in a digital 0.35 μm CMOS process
    Fairbanks, JS
    Larson, LE
    [J]. BOSTON 2003 RADIO & WIRELESS RAWCON CONFERENCE, PROCEEDINGS, 2003, : 365 - 368
  • [7] Ultra-wideband Low Noise Amplifier with Shunt Resistive Feedback in 0.18μm CMOS Process
    Galal, A. I. A.
    Pokharel, R. K.
    Kanay, Haruichi
    Yoshida, Keiji
    [J]. 2010 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, 2010, : 33 - 36
  • [8] A 5.2 GHz low-voltage low-noise amplifier with 0.35 μm CMOS technology
    Liou, WR
    Tsai, CA
    Yeh, ML
    Jan, GE
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2004, 91 (09) : 551 - 561
  • [9] A Low Gain Error Two-Stage dB-Linear Variable Gain Amplifier in 0.35 μm CMOS Process
    Wang, Yongsheng
    Li, Xinzhi
    Zhang, Zhixin
    Lai, Fengchang
    [J]. 2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 367 - 370
  • [10] A 270 MHz, 1 Vpk-pk, Low-Distortion Variable Gain Amplifier in a 0.35 μm CMOS Process
    Siang Tong Tan
    José Silva-Martínez
    [J]. Analog Integrated Circuits and Signal Processing, 2004, 38 : 149 - 160