Transmitter and channel equalization for high-speed server interconnects

被引：8
|
作者：
de Araujo, DN [1 ]
Diepenbrock, J [1 ]
Cases, M [1 ]
Pham, N [1 ]
机构：
[1] IBM Corp, Austin, TX 78758 USA
来源：
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING | 2003年
关键词：
D O I：
10.1109/EPEP.2003.1250036
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
As the demand for higher performance increases the operating frequencies, the complexity and sophistication of interface designs are increased to enable operation of high speed links in imperfect, lossy, and cost competitive environments. This paper investigates three equalization methods for high speed differential serial links: transmitter equalization, discrete equalization, and distributed cable equalization. The performance, advantages, and tradeoffs among the methods is examined.
引用
收藏
页码：221 / 224
页数：4
相关论文
共 50 条
  • [1] Bayesian Optimization for High-Speed Channel Equalization
    Kiguradze, Zurab
    Dikhaminjia, Nana
    Tsiklauri, Mikheil
    He, Jiayi
    Mutnury, Bhyrav
    Chada, Arun
    Drewniak, James
    2019 ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS (EDAPS 2019), 2019,
  • [2] Crosstalk analysis between interconnects in high-speed server packages
    Choi, Jinwoo
    Krauter, Byron
    Haridass, Anand
    Weekly, Roger
    Douriet, Daniel
    Chun, Sungjun
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 333 - +
  • [3] A CMOS high-speed backplane transmitter with 4 reconfigurable equalization schemes
    Zhu, Xu-Dong
    Chen, Dian-Yong
    Kwasniewski, T.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2014, 42 (11): : 2291 - 2297
  • [4] High-speed interconnects
    Powers, G
    AEROSPACE ENGINEERING, 2003, 23 (02) : 19 - 21
  • [5] PCB Channel Optimization Techniques for High-Speed Differential Interconnects
    Chew, Li Wern
    Tan, Cheng Yu
    Chai, Ming Dak
    Lim, Yun Rou
    2022 International Conference on Electronics Packaging, ICEP 2022, 2022, : 189 - 190
  • [6] PCB Channel Optimization Techniques for High-Speed Differential Interconnects
    Chew, Li Wern
    Tan, Cheng Yu
    Chai, Ming Dak
    Lim, Yun Rou
    2022 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP 2022), 2022, : 189 - 190
  • [7] High-Speed Channel Equalization scheme for 100 Gbps System
    KrishneGowda, Karthik
    Kraemer, Rolf
    Wolf, Andreas C.
    Bammidi, Eswara Rao
    2018 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2018, : 1430 - 1435
  • [8] CHANNEL EQUALIZATION FOR VERY HIGH-SPEED DIGITAL DATA COMMUNICATION
    SISTANIZADEH, K
    JONES, DC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (02): : 116 - 119
  • [9] Simulation of high-speed interconnects
    Achar, R
    Nakhla, MS
    PROCEEDINGS OF THE IEEE, 2001, 89 (05) : 693 - 728
  • [10] HIGH-SPEED DATACENTER INTERCONNECTS
    Porter, George
    Snoeren, Alex C.
    Papen, George
    IEEE MICRO, 2014, 34 (05) : 6 - 7
12345