A 1GHz Configurable Chirp Modulation Direct Digital Frequency Synthesizer in 65nm CMOS

被引：1
|
作者：
Guo, Ting [1 ]
Tang, Kai [1 ]
Zheng, Yuanjin [1 ]
机构：
[1] Nanyang Technol Univ, Ctr Integrated Circuits & Syst, Singapore, Singapore
来源：
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2021年
关键词：
direct digital frequency synthesizer (DDFS); chirp modulation (CM); frequency/phase accumulator; digital-to-analog convertor (DAC); time of chirp duration; pulse recurrence frequency (PRF);
D O I：
10.1109/ISCAS51556.2021.9401736
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 1GHz configurable chirp modulation (CM) direct digital frequency synthesizer (DDFS) is presented and implemented in 65nm CMOS technology. This DDFS is designed to generate 70-86MHz chirp signal for X-band frequency modulated continuous wave (FMCW) radar system. The proposed design is composed of 64-bit frequency control word (FCW) serial peripheral interface bus (SPI) supported 20-bit frequency/phase accumulator and 10-bit linear/non-linear hybrid digital-to-analog convertor (DAC). This DDFS supports saw-tooth chirp mode and exhibits 20-900 mu s time of chirp duration (TCD) and 1ms pulse recurrence frequency (PRF), dissipates 24mW@1GHz clock from a 1.2V supply. The DDFS core occupies 180 mu mx170 mu m area.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] A 65nm CMOS 2.4 GHz Phase Shifter based Direct Digital Synthesizer
    Finateu, T.
    Badets, F.
    Deval, Y.
    Begueret, J. B.
    Belot, D.
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 623 - 625
  • [2] A 270-GHz Fully-Integrated Frequency Synthesizer in 65nm CMOS
    Liu, Xiaolong
    Luong, Howard C.
    2019 SYMPOSIUM ON VLSI CIRCUITS, 2019, : C40 - C41
  • [3] A 2 GS/s 118 mW Digital-Mapping Direct Digital Frequency Synthesizer in 65nm CMOS
    Alonso, Abdel Martinez
    Yuan, Xia
    Miyahara, Masaya
    Matsuzawa, Akira
    2017 12TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2017, : 228 - 231
  • [4] An Integrated Frequency Synthesizer for 81-86GHz Satellite Communications in 65nm CMOS
    Xu, Zhiwei
    Gu, Qun Jane
    Wu, Yi-Cheng
    Jian, Heng-Yu
    Wang, Frank
    Chang, Mau-Chung Frank
    2010 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS RFIC SYMPOSIUM, 2010, : 57 - 60
  • [5] A 7GS/s Direct Digital Frequency Synthesizer with a Two-Times Interleaved RDAC in 65nm CMOS
    Alonso, Abdel Martinez
    Miyahara, Masaya
    Matsuzawa, Akira
    ESSCIRC 2017 - 43RD IEEE EUROPEAN SOLID STATE CIRCUITS CONFERENCE, 2017, : 151 - 154
  • [6] Design of a 40GHz PLL Frequency Synthesizer with Wide Locking Range ILFD in 65nm CMOS
    Nam, Woongtae
    Son, Jihoon
    Shin, Hyunchol
    2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 23 - 24
  • [7] A 1-V CMOS 65nm Frequency Synthesizer Design with Programmable Acquisition Speed
    Hsiao, Sen-Wen
    Yeh, David A.
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [8] A 1GHz direct digital frequency synthesizer based on the quasi-linear interpolation method
    Ashrafi, Ashkan
    Milenkovic, Aleksandar
    Adhami, Reza
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2766 - 2769
  • [9] An 8GHz First-order Frequency Synthesizer based on Phase Interpolation and Quadrature Frequency Detection in 65nm CMOS
    Saeedi, Saman
    Emami, Azita
    2014 IEEE PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2014,
  • [10] A 60GHz Transformer Coupled Amplifier in 65nm Digital CMOS
    Boers, Michael
    2010 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS RFIC SYMPOSIUM, 2010, : 343 - 346
12345