Breaking correlation to improve testability

被引:0
|
作者
Ockunzzi, K [1 ]
Papachristou, C [1 ]
机构
[1] Case Western Reserve Univ, Dept Elect Engn & Comp Sci, Cleveland, OH 44106 USA
关键词
DFT; BIST; test synthesis;
D O I
10.1109/VTS.2001.923421
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A BIST-based design-for-test method targeting correlation in circuit behaviors is proposed. Correlation introduced by reconvergent fanout and conditional statements is considered. Testability problems caused by correlation are described and behavioral modification techniques to implicitly break the correlation are presented. An analysis and insertion scheme is proposed that systematically identifies testability problems in a circuit and modifies the circuit to resolve these problems. Experimental results from five examples show that this scheme improves the fault coverage of circuits with correlated signals while minimizing the impact on area and critical delay.
引用
收藏
页码:75 / 80
页数:6
相关论文
共 50 条
  • [1] Design and fixturing techniques to improve testability
    DAquila, L
    [J]. EE-EVALUATION ENGINEERING, 1996, 35 (08): : 40 - &
  • [2] MCM structures with poled dielectrics to improve testability
    Mechtel, DM
    Charles, HK
    Francomacaro, AS
    [J]. 48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 1286 - 1290
  • [3] Synthesis of sequential circuits with clock control to improve testability
    Einspahr, KL
    Mehta, SK
    Seth, SC
    [J]. SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 472 - 477
  • [4] SOME STRAIGHTFORWARD GUIDELINES HELP IMPROVE BOARD TESTABILITY
    DAVIDSON, RP
    [J]. EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1979, 24 (09): : 127 - 129
  • [5] A novel combinational testability analysis by considering signal correlation
    Chang, SC
    Chang, SS
    Jone, WB
    Tsai, CC
    [J]. INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 658 - 667
  • [6] Improve the Testability with In-Circuit Test and Boundary Scan Test
    Mizuno, Takaichi
    [J]. Journal of Japan Institute of Electronics Packaging, 2021, 24 (07) : 653 - 658
  • [7] FPGA Based Testing Method to Improve Digital IC Testability
    Gong, Yinshui
    Li, Huiyun
    [J]. MECHANICAL AND ELECTRONICS ENGINEERING III, PTS 1-5, 2012, 130-134 : 3920 - 3923
  • [8] Improve Testability of Avionics Based on Optimized Particle Swarm Optimization
    Hou, Wenkui
    Fan, Xiaolin
    [J]. 2015 PROGNOSTICS AND SYSTEM HEALTH MANAGEMENT CONFERENCE (PHM), 2015,
  • [9] A correlation matrix method of clock partitioning for sequential circuit testability
    Kim, YC
    Agrawal, VD
    Saluja, KK
    [J]. NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 300 - 303
  • [10] Use single-phase clocking to improve DSP care testability
    Croce, W
    Joly, C
    [J]. ELECTRONIC DESIGN, 1997, 45 (11) : 34 - &