Convergence rates of the efficient global optimization algorithm for improving the design of analog circuits

被引:10
|
作者
Drira, Nawel [1 ,2 ]
Kotti, Mouna [1 ,3 ]
Fakhfakh, Mourad [3 ]
Siarry, Patrick [2 ]
Tlelo-Cuautle, Esteban [4 ]
机构
[1] Univ Gabes, Gabes, Tunisia
[2] Univ Paris Est Creteil, Creteil, France
[3] Univ Sfax, Sfax, Tunisia
[4] INAOE, Cholula, Mexico
关键词
Optimization; Metamodeling; Kriging technique; EGO; Expected improvement; Metaheuristic; PSO; GA; CMOS; CCII; VF; Wilcoxon signed-rank test; MOEGO; MOPSO; SURROGATE MODELS; EVOLUTIONARY; SEARCH; EGO;
D O I
10.1007/s10470-020-01585-1
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Optimal sizing of analog circuits is a hard and time-consuming challenge. Nowadays, analog designers are more than ever interested in developing solutions for automating such a task. In order to overcome well-known drawbacks of the conventional equation-based and simulation-based sizing techniques, analog designers are being attracted by the so-called metamodeling techniques and recently have used them for establishing accurate models of circuits' performances. Metamodels have been associated to optimization routines to maximize circuits' performances. In this work we deal with the newly proposed efficient global optimization (EGO) algorithm that intrinsically offers both the metamodel generation and the optimization routine. Furthermore, it performs the requested task by using a relatively very small number of performance evaluations. Firstly, we focus on the convergence rates of the EGO technique via twenty benchmark test problems. Then, we use EGO for the optimal design of a couple of analog CMOS circuits. Comparison between EGO performances and those obtained using two surrogate-assisted metaheuristics is provided to show potentialities of the proposed approach. Finally, The case of muti-objective problems is also considered. The multi-objective efficient global optimization algorithm is used for generating Pareto fronts of conflicting perormances of two analog circuits. Obtained results are compared to those of the conventional in-loop optimization technique.
引用
收藏
页码:143 / 162
页数:20
相关论文
共 50 条
  • [1] Convergence rates of the efficient global optimization algorithm for improving the design of analog circuits
    Nawel Drira
    Mouna Kotti
    Mourad Fakhfakh
    Patrick Siarry
    Esteban Tlelo-Cuautle
    [J]. Analog Integrated Circuits and Signal Processing, 2020, 103 : 143 - 162
  • [2] Efficient butterfly inspired optimization algorithm for analog circuits design
    Lberni, Abdelaziz
    Marktani, Malika Alami
    Ahaitouf, Abdelaziz
    Ahaitouf, Ali
    [J]. MICROELECTRONICS JOURNAL, 2021, 113
  • [3] Convergence Rates of Efficient Global Optimization Algorithms
    Bull, Adam D.
    [J]. JOURNAL OF MACHINE LEARNING RESEARCH, 2011, 12 : 2879 - 2904
  • [4] CONVERGENCE-RATES OF A GLOBAL OPTIMIZATION ALGORITHM
    MLADINEO, RH
    [J]. MATHEMATICAL PROGRAMMING, 1992, 54 (02) : 223 - 232
  • [5] Improving the convergence rate of the DIRECT global optimization algorithm
    Qunfeng Liu
    Guang Yang
    Zhongzhi Zhang
    Jinping Zeng
    [J]. Journal of Global Optimization, 2017, 67 : 851 - 872
  • [6] Improving the convergence rate of the DIRECT global optimization algorithm
    Liu, Qunfeng
    Yang, Guang
    Zhang, Zhongzhi
    Zeng, Jinping
    [J]. JOURNAL OF GLOBAL OPTIMIZATION, 2017, 67 (04) : 851 - 872
  • [7] Efficient Global Optimization of Analog Circuits Using Predictive Response Surface Models on Discretized Design Space
    Lee, Jiho
    Kim, Jaeha
    [J]. IEEE DESIGN & TEST, 2016, 33 (05) : 16 - 27
  • [8] An efficient DC root solving algorithm with guaranteed convergence for analog integrated CMOS circuits
    Leyn, F
    Gielen, G
    Sansen, W
    [J]. 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 304 - 307
  • [9] CMOS Analog Amplifier Circuits Design Using Seeker Optimization Algorithm
    Maji, K. B.
    De, B. P.
    Kar, R.
    Mandal, D.
    Ghoshal, S. P.
    [J]. IETE JOURNAL OF RESEARCH, 2022, 68 (02) : 1376 - 1385
  • [10] An Efficient Transfer Learning Assisted Global Optimization Scheme for Analog/RF Circuits
    Wang, Zhikai
    Zhou, Jingbo
    Liu, Xiaosen
    Wang, Yan
    [J]. 29TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2024, 2024, : 417 - 422