SoK: The Challenges, Pitfalls, and Perils of Using Hardware Performance Counters for Security

被引:78
|
作者
Das, Sanjeev [1 ]
Werner, Jan [1 ]
Antonakakis, Manos [2 ]
Polychronakis, Michalis [3 ]
Monrose, Fabian [1 ]
机构
[1] Univ N Carolina, Chapel Hill, NC 27515 USA
[2] Georgia Inst Technol, Atlanta, GA 30332 USA
[3] SUNY Stony Brook, Stony Brook, NY 11794 USA
基金
美国国家科学基金会;
关键词
Hardware Performance Counters; Malware Detection; Exploit Defense; Non-determinism; EFFICIENT;
D O I
10.1109/SP.2019.00021
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Hardware Performance Counters (HPCs) have been available in processors for more than a decade. These counters can be used to monitor and measure events that occur at the CPU level. Modern processors provide hundreds of hardware events that can be monitored, and with each new processor architecture more are added. Yet, there has been little in the way of systematic studies on how performance counters can best be utilized to accurately monitor events in real-world settings. Especially when it comes to the use of HPCs for security applications, measurement imprecisions or incorrect assumptions regarding the measured values can undermine the offered protection. To shed light on this issue, we embarked on a year-long effort to (i) study the best practices for obtaining accurate measurement of events using performance counters, (ii) understand the challenges and pitfalls of using HPCs in various settings, and (iii) explore ways to obtain consistent and accurate measurements across different settings and architectures. Additionally, we then empirically evaluated the way HPCs have been used throughout a wide variety of papers. Not wanting to stop there, we explored whether these widely used techniques are in fact obtaining performance counter data correctly. As part of that assessment, we (iv) extended the seminal work of Weaver and McKee from almost 10 years ago on non-determinism in HPCs, and applied our findings to 56 papers across various application domains. In that follow-up study, we found the acceptance of HPCs in security applications is in stark contrast to other application areas - especially in the last five years. Given that, we studied an additional representative set of 41 works from the security literature that rely on HPCs, to better elucidate how the intricacies we discovered can impact the soundness and correctness of their approaches and conclusions. Toward that goal, we (i) empirically evaluated how failure to accommodate for various subtleties in the use of HPCs can undermine the effectiveness of security applications, specifically in the case of exploit prevention and malware detection. Lastly, we showed how (ii) an adversary can manipulate HPCs to bypass certain security defenses.
引用
收藏
页码:20 / 38
页数:19
相关论文
共 50 条
  • [41] Clinical Coordinator Role in a Nursing Program Challenges and Rewards, Perils and Pitfalls
    Pinchera, Barbara Jeanne
    O'Keefe, Eileen
    O'Shea, Maureen
    Lawler, Kathleen M.
    NURSE EDUCATOR, 2014, 39 (05) : 214 - 215
  • [42] Assessing NUMA Performance Based on Hardware Event Counters
    Plauth, Max
    Sterz, Christoph
    Eberhardt, Felix
    Feinbube, Frank
    Polze, Andreas
    2017 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2017, : 904 - 913
  • [43] Strategies and software support for the management of hardware performance counters
    Carna, Stefano
    Marotta, Romolo
    Pellegrini, Alessandro
    Quaglia, Francesco
    SOFTWARE-PRACTICE & EXPERIENCE, 2023, 53 (10): : 1928 - 1957
  • [44] Verification of OpenSSL Version via Hardware Performance Counters
    Bruska, James
    Blasingame, Zander
    Liu, Chen
    DISRUPTIVE TECHNOLOGIES IN SENSORS AND SENSOR SYSTEMS, 2017, 10206
  • [45] DRAC: Adaptive control system with hardware performance counters
    Pillon, M
    Richard, O
    Da Costa, G
    EURO-PAR 2004 PARALLEL PROCESSING, PROCEEDINGS, 2004, 3149 : 55 - 63
  • [46] Can Hardware Performance Counters Detect Adversarial Inputs?
    Derasari, Preet
    Koppineedi, Siva
    Venkataramani, Guru
    2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2020, : 945 - 948
  • [47] Evaluating the Hardware Performance Counters of an Xtensa Virtual Prototype
    Omotosho, Adebayo
    Iiahi, Sirine
    Castillo, Ernesto Cristopher Villegas
    Hammer, Christian
    Sauer, Christian
    2023 26TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, DDECS, 2023, : 1 - 6
  • [48] Hardware Performance Counters for Embedded Software Anomaly Detection
    Ott, Karl
    Mahapatra, Rabi
    2018 16TH IEEE INT CONF ON DEPENDABLE, AUTONOM AND SECURE COMP, 16TH IEEE INT CONF ON PERVAS INTELLIGENCE AND COMP, 4TH IEEE INT CONF ON BIG DATA INTELLIGENCE AND COMP, 3RD IEEE CYBER SCI AND TECHNOL CONGRESS (DASC/PICOM/DATACOM/CYBERSCITECH), 2018, : 528 - 535
  • [49] SoK: CanWe Really Detect Cache Side-Channel Attacks by Monitoring Performance Counters?
    Kosasih, William
    Feng, Yusi
    Chuengsatiansup, Chitchanok
    Yarom, Yuval
    Zhu, Ziyuan
    PROCEEDINGS OF THE 19TH ACM ASIA CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, ACM ASIACCS 2024, 2024, : 172 - 185
  • [50] Online Measurement of the Capacity of Multi-tier Websites Using Hardware Performance Counters
    Rao, Jia
    Xu, Cheng-Zhong
    28TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2008, : 705 - 712