共 50 条
- [1] Work-in-Progress: Cache-Aware Partitioned EDF Scheduling for Multi-Core Real-Time Systems [J]. 2017 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), 2017, : 384 - 386
- [2] Storage Architecture for an On-chip Multi-core Processor [J]. PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 263 - 270
- [3] New on-chip interconnection network for multi-core processor [J]. Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 2007, 27 (06): : 511 - 516
- [6] Real-Time Predictability on Multi-Processor and Multi-Core Architectures [J]. 2009 IEEE 5TH INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTER COMMUNICATION AND PROCESSING, PROCEEDINGS, 2009, : 359 - 362
- [7] Real-time Detection of Traffic Signs on a Multi-Core Processor [J]. 2008 IEEE INTELLIGENT VEHICLES SYMPOSIUM, VOLS 1-3, 2008, : 516 - +
- [8] Classification of Traffic Signs in Real-Time on a Multi-Core Processor [J]. 2008 IEEE INTELLIGENT VEHICLES SYMPOSIUM, VOLS 1-3, 2008, : 492 - 497
- [10] Towards Fine-Grained DVFS in Embedded Multi-core CPUs [J]. ARCHITECTURE OF COMPUTING SYSTEMS, 2018, 10793 : 239 - 251