Work-In-Progress: Fine-Grained On-Chip Energy Measurement of a Real-Time Multi-Core Processor

被引:0
|
作者
Oehlert, Dominic [1 ]
Williams, Edward Umana [2 ]
Falk, Heiko [1 ]
机构
[1] Hamburg Univ Technol, Hamburg, Germany
[2] Costa Rica Inst Technol, Cartago, Costa Rica
关键词
energy; measuring; multi-core; real-time;
D O I
10.1109/RTSS49844.2020.00044
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Embedded systems are often constrained by their energy consumption. To create energy-efficient software or to validate worst-case energy behavior, sophisticated energy models can be used. Measuring the energy consumption of a processor on a fine-grained level for an energy model typically requires the design of custom measurement hardware. In this paper we present a simple measurement setup using the on-chip ADC of a TriCore AURIX TC277 multi-core processor, utilizing one core as a measurement core without the need of external or additional HW. We show that with this setup, a reasonable level of accuracy can be achieved. Furthermore, this also enables online power measurements and energy-aware decisions for, e.g., mixed criticality systems.
引用
收藏
页码:383 / 386
页数:4
相关论文
共 50 条
  • [1] Work-in-Progress: Cache-Aware Partitioned EDF Scheduling for Multi-Core Real-Time Systems
    Guo, Zhishan
    Zhang, Ying
    Wang, Lingxiang
    Zhang, Zhenkai
    [J]. 2017 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), 2017, : 384 - 386
  • [2] Storage Architecture for an On-chip Multi-core Processor
    Liu, Mengxiao
    Ji, Weixing
    Li, Jiaxin
    Pu, Xing
    [J]. PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 263 - 270
  • [3] New on-chip interconnection network for multi-core processor
    Qiao, Bao-Jun
    Shi, Feng
    Ji, Wei-Xing
    [J]. Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 2007, 27 (06): : 511 - 516
  • [4] Novel efficient on-chip task scheduler for multi-core hard real-time systems
    Kohutka, L.
    Stopjakova, V.
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2020, 76
  • [5] Design of a hard real-time multi-core testbed for energy measurement
    Wei, Tongquan
    Chen, Xiaodao
    Mishra, Piyush
    [J]. MICROELECTRONICS JOURNAL, 2011, 42 (10) : 1176 - 1185
  • [6] Real-Time Predictability on Multi-Processor and Multi-Core Architectures
    Sebestyen, Gheorghe
    Marfievici, Ramona
    [J]. 2009 IEEE 5TH INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTER COMMUNICATION AND PROCESSING, PROCEEDINGS, 2009, : 359 - 362
  • [7] Real-time Detection of Traffic Signs on a Multi-Core Processor
    Ach, R.
    Luth, N.
    Techmer, A.
    [J]. 2008 IEEE INTELLIGENT VEHICLES SYMPOSIUM, VOLS 1-3, 2008, : 516 - +
  • [8] Classification of Traffic Signs in Real-Time on a Multi-Core Processor
    Ach, R.
    Luth, N.
    Schinner, T.
    Techmer, A.
    Walther, S.
    [J]. 2008 IEEE INTELLIGENT VEHICLES SYMPOSIUM, VOLS 1-3, 2008, : 492 - 497
  • [9] A Hard Real-Time Capable Multi-Core SMT Processor
    Paolieri, Marco
    Mische, Joerg
    Metzlaff, Stefan
    Gerdes, Mike
    Quinones, Eduardo
    Uhrig, Sascha
    Ungerer, Theo
    Cazorla, Francisco J.
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 12 (03)
  • [10] Towards Fine-Grained DVFS in Embedded Multi-core CPUs
    Massari, Giuseppe
    Terraneo, Federico
    Zanella, Michele
    Zoni, Davide
    [J]. ARCHITECTURE OF COMPUTING SYSTEMS, 2018, 10793 : 239 - 251