MRAPI implementation for Heterogeneous Reconfigurable Systems-on-Chip

被引：1

作者：

Gantel, L. ^{[1
,2
]}

Benkhelifa, M. E. A. ^{[2
]}

Verdier, F. ^{[3
]}

Lemonnier, F. ^{[1
]}

机构：

[1] Thales Res & Technol, Embedded Syst Lab, 1 Ave Augustin Fresnel, F-91767 Palaiseau, France

[2] Univ Cergy Pontoise, ENSEA, ETIS Lab, CNRS, F-95014 Cergy Pontoise, France

[3] Univ Nice Sophia Antipolis, CNRS, LEAT Lab, F-06903 Sophia Antipolis, France

来源：

2014 IEEE 22ND ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2014) | 2014年

关键词：

D O I：

10.1109/FCCM.2014.74

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In a Reconfigurable System-on-Chip (SoC) platform, the application is divided into threads managed by an operating system, and whereas some threads are implemented as hardware threads and allocated into a partition of the chip, others run as software threads on embedded processing elements. Relying on the Multicore Resource management API (MRAPI) specification and client-server mechanisms, we propose solutions to provide a flexible access to the operating system services for every threads whatever is the core they are running on. In order to improve the application deployment process when targeting HRSoC, we realized both a hardware and a software implementation of this API. Depending on affinities of the operating system services with each core, such a solution allows a fine-grain implementation of these services over the platform.

引用

页码：239 / 239

页数：1

共 50 条

[31] Systems-on-chip: what are the limits?
Roza, E
ELECTRONICS & COMMUNICATION ENGINEERING JOURNAL, 2001, 13 (06): : 249 - 255
[32] Configurable Systems-on-Chip (CSoC)
Becker, J
15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2002, : 379 - 384
[33] Functional debugging of systems-on-chip
Kirovski, D
Potkonjak, M
Guerra, LM
1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 525 - 528
[34] Systems-on-Chip with Strong Ordering
Puthoor, Sooraj
Lipasti, Mikko H.
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2021, 18 (01)
[35] A formal approach to virtualisation and provisioning in AMBA AHB-based reconfigurable Systems-on-Chip
Olugbon, Adeoye
Arslan, Tughrul
Lindsay, Iain
2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2005, : 175 - 178
[36] The Connection-Then-Credit Flow Control Protocol for Heterogeneous Multicore Systems-on-Chip
Concer, Nicola
Bononi, Luciano
Soulie, Michael
Locatelli, Riccardo
Carloni, Luca P.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (06) : 869 - 882
[37] Building Complete Heterogeneous Systems-on-Chip in C: From Hardware Accelerators to CPUs
Si, Qilin
Shetty, Santosh
Schaefer, Benjamin Carrion
ELECTRONICS, 2021, 10 (14)
[38] System-Level Optimization of Accelerator Local Memory for Heterogeneous Systems-on-Chip
Pilato, Christian
Mantovani, Paolo
Di Guglielmo, Giuseppe
Carloni, Luca P.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (03) : 435 - 448
[39] Building reliable systems-on-chip in nanoscale technologies [Der Entwurf zuverlässiger Systems-on-Chip in Nanotechnologie]
Steininger A.
Zimmermann H.
Jantsch A.
Hofbauer M.
Schmid U.
Schweiger K.
Savulimedu Veeravalli V.
e & i Elektrotechnik und Informationstechnik, 2015, 132 (6) : 301 - 306
[40] Programmable Systems-on-Chip for Information Processing
Sklyarov, Valery
Skliarova, Iouilia
2014 IEEE 8TH INTERNATIONAL CONFERENCE ON APPLICATION OF INFORMATION AND COMMUNICATION TECHNOLOGIES (AICT), 2014, : 297 - 301

← 1 2 3 4 5 →