Exact Incremental Analysis of Timed Automata with an SMT-Solver

被引:0
|
作者
Badban, Bahareh [1 ]
Lange, Martin [1 ]
机构
[1] Univ Kassel, Sch Elect Eng & Comp Sci, Kassel, Germany
关键词
CHECKING;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Timed automata as acceptors of languages of finite timed words form a very useful framework for the verification of safety properties of real-time systems. Many of the classical automata-theoretic decision problems are undecidable for timed automata, for instance the inclusion or the universality problem. In this paper we consider restrictions of these problems: universality for deterministic timed automata and inclusion of a nondeterministic one by a deterministic one. We then advocate the use of SMT solvers for the exact incremental analysis of timed automata via these problems. We stratify these problems by considering domains of timed words of bounded length only and show that each bounded instance is in (co-)NP. We present some experimental data obtained from a prototypical implementation measuring the practical feasibility of the approach to timed automata via SMT solvers.
引用
收藏
页码:177 / 192
页数:16
相关论文
共 50 条
  • [21] Information flow analysis for probabilistic timed automata
    Lanotte, R
    Maggiolo-Schettini, A
    Troina, A
    FORMAL ASPECTS IN SECURITY AND TRUST, 2005, 173 : 13 - 26
  • [22] Specification Mutation Analysis for Validating Timed Testing Approaches Based on Timed Automata
    AbouTrab, M. Saeed
    Counsell, Steve
    Hierons, Robert M.
    2012 IEEE 36TH ANNUAL COMPUTER SOFTWARE AND APPLICATIONS CONFERENCE (COMPSAC), 2012, : 660 - 669
  • [23] Timing analysis of asynchronous circuits using timed automata
    Maler, O
    Pnueli, A
    CORRECT HARDWARE DESIGN AND VERIFICATION METHODS, 1995, 987 : 189 - 205
  • [24] Universality Analysis for One-Clock Timed Automata
    Abdulla, Parosh Aziz
    Deneux, Johann
    Ouaknine, Joel
    Quaas, Karin
    Worrell, James
    FUNDAMENTA INFORMATICAE, 2008, 89 (04) : 419 - 450
  • [25] Analysis of logic controllers by transformation of SFC into timed automata
    Stursberg, Olaf
    Lohmann, Sven
    2005 44TH IEEE CONFERENCE ON DECISION AND CONTROL & EUROPEAN CONTROL CONFERENCE, VOLS 1-8, 2005, : 7720 - 7725
  • [26] TIMED AUTOMATA ROBUSTNESS ANALYSIS VIA MODEL CHECKING
    Bendik, Jaroslav
    Sencan, Ahmet
    Gol, Ebru Aydin
    Cerna, Ivana
    LOGICAL METHODS IN COMPUTER SCIENCE, 2022, 18 (03) : 12:1 - 12:32
  • [27] Reachability analysis for timed automata using partitioning algorithms
    Pólrola, A
    Penczek, W
    Szreter, M
    FUNDAMENTA INFORMATICAE, 2003, 55 (02) : 203 - 221
  • [28] Priced Timed Automata Model for Schedulability Analysis of MPSoC
    Wang, Qunbo
    Zhao, Zhengwen
    Zhang, Tao
    Cheng, Sheng
    Zhu, Haitao
    Li, Kun
    Xibei Gongye Daxue Xuebao/Journal of Northwestern Polytechnical University, 2017, 35 (02): : 292 - 297
  • [29] A Refined Algorithm for Reachability Analysis of Updatable Timed Automata
    Fang, Bingbing
    Li, Guoqiang
    Fang, Ling
    Xiang, Jianwen
    2015 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE QUALITY, RELIABILITY AND SECURITY - COMPANION (QRS-C 2015), 2015, : 230 - 236
  • [30] Robust analysis of timed automata via channel machines
    Bouyer, Patricia
    Markey, Nicolas
    Reynier, Pierre-Alain
    FOUNDATIONS OF SOFTWARE SCIENCE AND COMPUTATIONAL STRUCTURES, PROCEEDINGS, 2008, 4962 : 157 - +