共 50 条
- [1] veriT: An Open, Trustable and Efficient SMT-Solver AUTOMATED DEDUCTION - CADE-22, 2009, 5663 : 151 - +
- [5] Automated incremental synthesis of timed automata FORMAL METHODS: APPLICATIONS AND TECHNOLOGY, 2007, 4346 : 261 - +
- [6] Validation of Derived Features and Well-Formedness Constraints in DSLs By Mapping Graph Queries to an SMT-Solver MODEL-DRIVEN ENGINEERING LANGUAGES AND SYSTEMS, 2013, 8107 : 538 - 554
- [7] An incremental method for testing timed input output automata NEW ASPECTS OF TELECOMMUNICATIONS AND INFORMATICS, 2008, : 61 - 66