Exact Incremental Analysis of Timed Automata with an SMT-Solver

被引:0
|
作者
Badban, Bahareh [1 ]
Lange, Martin [1 ]
机构
[1] Univ Kassel, Sch Elect Eng & Comp Sci, Kassel, Germany
关键词
CHECKING;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Timed automata as acceptors of languages of finite timed words form a very useful framework for the verification of safety properties of real-time systems. Many of the classical automata-theoretic decision problems are undecidable for timed automata, for instance the inclusion or the universality problem. In this paper we consider restrictions of these problems: universality for deterministic timed automata and inclusion of a nondeterministic one by a deterministic one. We then advocate the use of SMT solvers for the exact incremental analysis of timed automata via these problems. We stratify these problems by considering domains of timed words of bounded length only and show that each bounded instance is in (co-)NP. We present some experimental data obtained from a prototypical implementation measuring the practical feasibility of the approach to timed automata via SMT solvers.
引用
收藏
页码:177 / 192
页数:16
相关论文
共 50 条
  • [1] veriT: An Open, Trustable and Efficient SMT-Solver
    Bouton, Thomas
    de Oliveira, Diego Caminha B.
    Deharbe, David
    Fontaine, Pascal
    AUTOMATED DEDUCTION - CADE-22, 2009, 5663 : 151 - +
  • [2] Randomised testing of a microprocessor model using SMT-solver state generation
    Campbell, Brian
    Stark, Ian
    SCIENCE OF COMPUTER PROGRAMMING, 2016, 118 : 60 - 76
  • [3] Timed Automata Learning via SMT Solving
    Tappler, Martin
    Aichernig, Bernhard K.
    Lorber, Florian
    NASA FORMAL METHODS (NFM 2022), 2022, 13260 : 489 - 507
  • [4] Automatic Generation of Train Timetables from Mesoscopic Railway Models by SMT-Solver
    Isobe, Yoshinao
    Hatsugai, Hisabumi
    Tanaka, Akira
    Oiwa, Yutaka
    Ambe, Takanori
    Okada, Akimasa
    Kitamura, Satoru
    Fukuta, Yamato
    Kunifuji, Takashi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2019, E102A (02) : 325 - 335
  • [5] Automated incremental synthesis of timed automata
    Bonakdarpour, Borzoo
    Kulkarni, Sandeep S.
    FORMAL METHODS: APPLICATIONS AND TECHNOLOGY, 2007, 4346 : 261 - +
  • [6] Validation of Derived Features and Well-Formedness Constraints in DSLs By Mapping Graph Queries to an SMT-Solver
    Semerath, Oszkar
    Horvath, Akos
    Varro, Daniel
    MODEL-DRIVEN ENGINEERING LANGUAGES AND SYSTEMS, 2013, 8107 : 538 - 554
  • [7] An incremental method for testing timed input output automata
    En-Nouaary, Abdeslam
    Hamou-Lhadj, Abdelwahab
    NEW ASPECTS OF TELECOMMUNICATIONS AND INFORMATICS, 2008, : 61 - 66
  • [8] Symbolic analysis and parameter synthesis for networks of parametric timed automata with global variables using Maude and SMT solving
    Arias, Jaime
    Bae, Kyungmin
    Olarte, Carlos
    Oelveczky, Peter Csaba
    Petrucci, Laure
    Romming, Fredrik
    SCIENCE OF COMPUTER PROGRAMMING, 2024, 233
  • [9] Forward analysis of updatable timed automata
    Bouyer, P
    FORMAL METHODS IN SYSTEM DESIGN, 2004, 24 (03) : 281 - 320
  • [10] Distributed reachability analysis in timed automata
    Behrmann G.
    International Journal on Software Tools for Technology Transfer, 2005, 7 (1) : 19 - 30