Bilayer resist process for exposure with low-voltage electrons (STM-lithography)

被引:6
|
作者
Leuschner, R
Gunther, E
Falk, G
Hammerschmidt, A
Kragler, K
Rangelow, IW
Zimmermann, J
机构
[1] Siemens AG, Zentrale Forschung und Entwicklung, D-91050 Erlangen
[2] FAU, Institut für Physik, D-91058 Erlangen
[3] Institut für Technische Physik, Universität Kassel, D-34132 Kassel
关键词
D O I
10.1016/0167-9317(95)00284-7
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With STM lithography employing a bilayer resist system, an electron sensitive top resist and a conductive bottom resist, it is possible to generate patterns with dimensions of 100 nm and less. Patterns with aspect ratios up to 8 at a width of 50 nm in flat silicon oxide surface have been achieved. We also demonstrate, that it is possible to operate on prepatterned substrates using a third planarizing resist layer. The exposure mechanism in our CARL top resist has been determined to work differently from the mechanism in the high electron energy regime. The low energy electrons directly cleave the t-butyl ester group. Chemical amplification was not observed. The maximum writing speed for complete exposure in the resist was 1-5 mu m/s at 20 pA writing current.
引用
收藏
页码:447 / 450
页数:4
相关论文
共 50 条
  • [42] LOW-VOLTAGE ZNO VARISTOR - DEVICE PROCESS AND DEFECT MODEL
    SELIM, FA
    GUPTA, TK
    HOWER, PL
    CARLSON, WG
    JOURNAL OF APPLIED PHYSICS, 1980, 51 (01) : 765 - 768
  • [43] Process compensation techniques for low-voltage CMOS digital circuits
    Graduate School of Information Science and Technology, Hokkaido University, kita 14, nishi 9, kita-ku, Sapporo 060-0814, Japan
    不详
    Kyokai Joho Imeji Zasshi, 2009, 11 (1667-1670):
  • [44] Modeling, the arc splitting process in low-voltage arc chutes
    Mutzke, Alexandra
    Ruether, Thomas
    Kurrat, Michael
    Lindmayer, Manfred
    Wilkening, Ernst-Dieter
    PROCEEDINGS OF THE 53RD IEEE HOLM CONFERENCE ON ELECTRICAL CONTACTS, 2007, : 175 - +
  • [45] ELECTRON BEAM LITHOGRAPHY DOUBLE STEP EXPOSURE TECHNIQUE FOR FABRICATION OF MUSHROOM-LIKE PROFILE IN BILAYER RESIST SYSTEM
    Indykiewicz, Kornelia
    Paszkiewicz, Bogdan
    Szymanski, Tomasz
    Paszkiewicz, Regina
    JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2014, 65 (06): : 381 - 385
  • [46] Simulation of low-voltage electromagnetic compaction process of powder material
    Huang, SY
    Wu, YC
    Zhang, QF
    COMPOSITE MATERIALS III, 2003, 249 : 489 - 493
  • [47] High-performance low-voltage tetracene phototransistors with polymer/AlOx bilayer dielectric
    Choi, Jeong-M.
    Lee, Kimoon
    Hwang, D. K.
    Park, Ji Hoon
    Kim, Eugene
    Im, Seongil
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2006, 9 (09) : G289 - G291
  • [48] Polymer/AlOx bilayer dielectrics for low-voltage organic thin-film transistors
    Choi, Jeong-M.
    Hwang, D. K.
    Jeong, S. H.
    Park, Ji Hoon
    Kim, Eugene
    Kim, Jae Hoon
    Ima, Seongil
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2007, 154 (05) : H331 - H335
  • [49] Low-voltage low-power CMOS oscillator with low temperature and process sensitivity
    De Vita, Giuseppe
    Marraccini, Francesco
    Iannaccone, Giuseppe
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2152 - 2155
  • [50] btn Ecodesign of Low-Voltage Systems and Exposure to ELF Magnetic Fields
    Mitolo, Massimo
    Freschi, Fabio
    Pastorelli, Michele
    Tartaglia, Michele
    2010 IEEE INDUSTRIAL AND COMMERCIAL POWER SYSTEMS TECHNICAL CONFERENCE, 2010,