Demonstration of enhancement-mode GaAs metal-insulator-semiconductor field effect transistor with channel inversion using Si3N4 as gate dielectric

被引:3
|
作者
Zheng, J. F. [2 ]
Tsai, W. [2 ]
Li, W. P. [1 ]
Wang, X. W. [1 ]
Ma, T. P. [1 ]
机构
[1] Yale Univ, Dept Elect Engn, New Haven, CT 06520 USA
[2] Intel Corp, Santa Clara, CA 95052 USA
关键词
D O I
10.1063/1.2943148
中图分类号
O59 [应用物理学];
学科分类号
摘要
We report n-channel enhancement-mode GaAs metal-insulator-semiconductor Field Effect Transistors (MISFETs) with similar to 6 nm equivalent oxide thickness of molecular-and-atomic (MAD) depositioned Si3N4 as the gate dielectric. The GaAs based MISFETs were fabricated using a gate-first process that preserved the channel inversion characteristic in MIS capacitor structures [W. P. Li, X. W. Wang, Y. X. Liu, and T. P. Ma, Appl. Phys. Lett. 90, 193503 (2007)]. The channel inversion characteristics of the GaAs MIS capacitors, measured by the quasistatic C-V (capacitor-voltage) technique, were well maintained throughout the entire fabrication process with temperatures up to 800 degrees C. C-V hysteresis as small as 100 mV was achieved. The Si3N4-gated GaAs MISFETs clearly demonstrated the enhancement-mode, gate-modulated I-d-V-d transfer characteristics with channel inversion. (C) 2008 American Institute of Physics.
引用
收藏
页数:3
相关论文
共 50 条
  • [1] Diamond logic inverter with enhancement-mode metal-insulator-semiconductor field effect transistor
    Liu, J. W.
    Liao, M. Y.
    Imura, M.
    Watanabe, E.
    Oosato, H.
    Koide, Y.
    [J]. APPLIED PHYSICS LETTERS, 2014, 105 (08)
  • [2] ANOMALOUS INVERSION CHANNEL FORMATION IN ENHANCEMENT-MODE INP METAL-INSULATOR-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS
    SHINODA, Y
    KOBAYASHI, T
    [J]. JOURNAL OF APPLIED PHYSICS, 1982, 53 (10) : 7033 - 7038
  • [3] ELECTRICAL CHARACTERISTICS OF SI3N4/SI/GAAS METAL-INSULATOR-SEMICONDUCTOR CAPACITOR
    MUI, DSL
    LIAW, H
    DEMIREL, AL
    STRITE, S
    MORKOC, H
    [J]. APPLIED PHYSICS LETTERS, 1991, 59 (22) : 2847 - 2849
  • [4] Physical and electrical properties of a Si3N4/Si/GaAs metal-insulator-semiconductor structure
    Chen, Z
    Gong, DW
    [J]. JOURNAL OF APPLIED PHYSICS, 2001, 90 (08) : 4205 - 4210
  • [5] Interface properties of Si3N4/Si/n-GaAs metal-insulator-semiconductor structure using a Si interlayer
    Park, DG
    Chen, Z
    Botchkarev, AE
    Mohammad, SN
    Morkoc, H
    [J]. PHILOSOPHICAL MAGAZINE B-PHYSICS OF CONDENSED MATTER STATISTICAL MECHANICS ELECTRONIC OPTICAL AND MAGNETIC PROPERTIES, 1996, 74 (03): : 219 - 234
  • [6] An enhancement-mode GaAs heterojunction transistor using benzocyclobutene as gate dielectric
    Jones, G.M.
    Hu, B.H.
    Yang, C.H.
    Yang, M.J.
    Reno, J.L.
    [J]. Journal of Applied Physics, 2006, 100 (01):
  • [7] An enhancement-mode GaAs heterojunction transistor using benzocyclobutene as gate dielectric
    Jones, G. M.
    Hu, B. H.
    Yang, C. H.
    Yang, M. J.
    Reno, J. L.
    [J]. JOURNAL OF APPLIED PHYSICS, 2006, 100 (01)
  • [8] Demonstration of unpinned GaAs surface and surface inversion with gate dielectric made of Si3N4
    Li, W. P.
    Wang, X. W.
    Liu, Y. X.
    Shim, S. I.
    Ma, T. P.
    [J]. APPLIED PHYSICS LETTERS, 2007, 90 (19)
  • [9] GATE QUALITY SI3N4/SI/N-IN(0.53)GA(0.47)AS METAL-INSULATOR-SEMICONDUCTOR CAPACITORS
    WANG, Z
    MUI, DSL
    DEMIREL, AL
    BISWAS, D
    REED, J
    MORKOC, H
    [J]. APPLIED PHYSICS LETTERS, 1992, 61 (15) : 1826 - 1828
  • [10] Fabrication of gate stack with high gate work function for implantless enhancement-mode GaAs n-channel metal-oxide-semiconductor field effect transistor applications
    Zhu, Ming
    Chin, Hock-Chun
    Samudra, Ganesh S.
    Yeo, Yee-Chia
    [J]. APPLIED PHYSICS LETTERS, 2008, 92 (12)