Synthesis of Self-Checking Combination Devices Based on Allocating Special Groups of Outputs

被引：2

作者：

Efanov, D. V. ^{[1
,2
]}

Sapozhnikov, V. V. ^{[3
]}

Sapozhnikov, Vl. V. ^{[3
]}

机构：

[1] LocoTech Signal LLC, Moscow, Russia

[2] Russian Univ Transport, Moscow, Russia

[3] Emperor Alexander I St Petersburg State Transport, St Petersburg, Russia

来源：

AUTOMATION AND REMOTE CONTROL | 2018年 / 79卷 / 09期

关键词：

combination device; self-checking check circuit; independent outputs; unidirectionally independent outputs; unidirectionally and asymmetrically independent outputs; parity code; Berger's code; code with the detection of double errors; ERROR-DETECTION SYSTEMS; INDEPENDENT OUTPUTS; PARITY CODES; CIRCUITS; DESIGN;

D O I：

10.1134/S0005117918090060

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

We propose a new structure of a self-checking combinational device where, based on the properties of parity and Berger codes, as well as a code with the detection of all double errors in information vectors, the problem of detecting all single faults of logical elements can be solved without transforming the structure of the source device. The properties of binary codes with the detection of all double errors that can be used in constructing the proposed structure are considered. We give an example of constructing a new structure.

引用

页码：1609 / 1620

页数：12

共 50 条

[21] Special issue: VLSI design on self-checking systems - Guest editorial
Lala, PK
VLSI DESIGN, 1998, 5 (04) : I - II
[22] DESIGN OF SELF-CHECKING CIRCUITS FOR TEST DIAGNOSTICS OF DIGITAL DEVICES WITH MEMORY
SPERANSKY, DV
SHATOKHINA, NK
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1985, (03): : 82 - 85
[23] DESIGN OF SELF-CHECKING CIRCUITS FOR DIAGNOSTICS OF DIGITAL DEVICES WITH MEMORY.
Speranskii, D.V.
Shatokhina, N.K.
Automatic Control and Computer Sciences, 1985, 19 (03) : 68 - 71
[24] DESIGN OF BUILT-IN SELF-CHECKING MONITORING CIRCUITS FOR COMBINATIONAL DEVICES
SOGOMONYAN, ES
AUTOMATION AND REMOTE CONTROL, 1974, 35 (02) : 280 - 289
[25] DESIGN OF COMPLETELY SELF-CHECKING COMBINATIONAL DEVICES USING RESIDUAL CODES
SLABAKOV, EV
AUTOMATION AND REMOTE CONTROL, 1979, 40 (10) : 1512 - 1519
[26] SELF-CHECKING COMPUTER MODULE BASED ON THE VIPER MICROPROCESSOR
HALBERT, MP
MICROPROCESSORS AND MICROSYSTEMS, 1988, 12 (05) : 264 - 270
[27] An automated testing methodology based on self-checking software
Reinhart, T
Boettcher, C
Wasserman, H
PROCEEDINGS OF THE IEEE 1998 NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE, 1998, : 205 - 212
[28] Self-checking of FPGA-based control units
Levin, I
Sinelnikov, V
NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 292 - 295
[29] Totally self-checking FSM design based on multilevel synthesis methods and FPGA implementation
Matrosova, A
Nikitin, K
Goloubeva, O
SEVENTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, 2001, : 144 - 144
[30] SYNTHESIS OF SELF-CHECKING TESTERS IN AUTOMATA WITH FAULT-DETECTION
DUNDUA, AA
SAPOZHNIKOV, VV
SAPOZHNIKOV, VV
TROKHOV, VG
AUTOMATION AND REMOTE CONTROL, 1980, 41 (07) : 1008 - 1016

← 1 2 3 4 5 →