OPTIMAL PORTING OF MPEG2 VIDEO DECODING ALGORITHM ON DSP

被引：0
|
作者：
Theogaraj, Benix Samuel Vincent
机构：
来源：
2014 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - CHINA | 2014年
关键词：
D O I：
暂无
中图分类号：
TN [电子技术、通信技术];
学科分类号：
0809 ;
摘要：
In this paper, optimal porting of MPEG-2 video decoder algorithm on Blackfin ADSP-BF533 [1] DSP is discussed. Fixed point implementation and algorithmic changes are the generic techniques applied. Additionally, processor specific dual-MAC, hardware looping, dual-fetch, multiple video operation in parallel are exploited. Results show that these optimization techniques yield astronomical gains.
引用
收藏
页数：3
相关论文
共 50 条
  • [31] A neural network based transcoder for MPEG2 video compression
    Fu, HC
    Chen, ZH
    Xu, YY
    Wang, CH
    [J]. ICASSP '99: 1999 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS VOLS I-VI, 1999, : 1125 - 1128
  • [32] Video encoder architecture for MPEG2 real time encoding
    Pan, JS
    Chen, GL
    Wang, JL
    [J]. ICCE - INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 1996 DIGEST OF TECHNICAL PAPERS, 1996, : 34 - 35
  • [33] Blind watermarking capacity analysis of MPEG2 coded video
    Preda, Radu O.
    Vizireanu, Dragos N.
    [J]. TELSIKS 2007: 8TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS IN MODERN SATELLITE, CABLE AND BROADCASTING SERVICES, VOLS 1 AND 2, 2007, : 465 - +
  • [34] Reconfigurable DSP's for efficient MPEG-4 video and audio decoding
    Pretty, C
    Chase, JG
    [J]. FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2002, : 63 - 67
  • [35] A VIDEO DSP WITH A MACROBLOCK-LEVEL-PIPELINE AND A SIMD TYPE VECTOR-PIPELINE ARCHITECTURE FOR MPEG2 CODEC
    TOYOKURA, M
    KODAMA, H
    MIYAGOSHI, E
    OKAMOTO, K
    GION, M
    MINEMARU, T
    OHTANI, A
    ARAKI, T
    TAKENO, H
    AKIYAMA, T
    WILSON, B
    AONO, K
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (12) : 1474 - 1481
  • [36] MPEG-2 video decoding on the TMS320C6X DSP architecture
    Sriram, S
    Hung, CY
    [J]. CONFERENCE RECORD OF THE THIRTY-SECOND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 1735 - 1739
  • [37] ULSI realization of MPEG2 realtime video encoder and decoder - an overview
    Yoshimoto, Masahiko
    Nakagawa, Shin-ichi
    Matsumura, Tetsuya
    Ishihara, Kazuya
    Uramoto, Shin-ichi
    [J]. IEICE Transactions on Electronics, 1995, E78-C (12): : 1668 - 1681
  • [38] ERROR-DETECTION AND CONCEALMENT WITH AN UNSUPERVISED MPEG2 VIDEO DECODER
    CHEN, CT
    [J]. JOURNAL OF VISUAL COMMUNICATION AND IMAGE REPRESENTATION, 1995, 6 (03) : 265 - 279
  • [39] A video signal processor core for motion estimation in MPEG2 encoding
    Mombers, F
    Nicoulaz, D
    Gumm, M
    Dogimont, S
    Mlynek, D
    Bellifemine, F
    Garino, P
    Torielli, A
    [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2805 - 2808
  • [40] An 80mm(2) MPEG2 audio/video decode LSI
    Okada, Y
    Nakamoto, T
    Gunji, H
    Hase, M
    Oku, M
    Tsuboi, Y
    Mizosoe, H
    Imazawa, K
    Kudo, K
    Hori, T
    Saito, T
    Hamano, T
    DelVecchio, P
    Cismas, SC
    Monsen, K
    Haber, G
    CruzRios, J
    Ku, C
    Matter, M
    So, H
    Tong, J
    Simpson, M
    Ng, YL
    Lam, K
    Chan, K
    [J]. 1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 : 264 - 265
12345