A cooperative PC/Network-Processor architecture for multi gigabit traffic analysis

被引：3

作者：

Ficara, D. ^{[1
]}

Giordano, S. ^{[1
]}

Oppedisano, F. ^{[1
]}

Procissi, G. ^{[1
]}

Vitucci, F. ^{[1
]}

机构：

[1] Univ Pisa, Dept Informat Engn, I-56122 Pisa, Italy

来源：

2008 4TH INTERNATIONAL TELECOMMUNICATION NETWORKING WORKSHOP ON QOS IN MULTISERVICE IP NETWORKS | 2008年

关键词：

D O I：

10.1109/ITNEWS.2008.4488141

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The extensive availability of cost effective commodity PC hardware pushed the development of flexible and versatile traffic monitoring software such as protocol analyzers, protocol dissectors, traffic sniffers, traffic characterizers and IDSs (Intrusion Detection Systems). The largest part of these pieces of software is based on the well known libpcap API, which in the last few years has become a de facto standard for PC based packet capturing. Many improvements have been applied to this library but it still suffers from several performance flaws that are due not to the software itself but rather to the underlying hardware bottlenecks. In this paper we present a new traffic monitoring device, implemented by an Intel IXP2400 Network Processor PCI-X card connected to a gigabit ethernet LAN hosting a cluster of common personal computers running any libpcap based application. This architecture outperforms the previous solutions in terms of packet capturing power and timestamp accuracy.

引用

页码：123 / 128

页数：6

共 50 条

[11] Packet Processing with Blocking For Bursty Traffic on Multi-thread Network Processor
Chang, Yeim-Kuan
Kuo, Fang-Chen
HPSR: 2009 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE SWITCHING AND ROUTING, 2009, : 160 - 165
[12] TRAFFIC ANALYSIS YIELDS EFFICIENT HOME NETWORK ARCHITECTURE
FANSHAWE, DGJ
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1987, 33 (03) : 375 - 382
[13] 3-D Memory Organization and Performance Analysis for Multi-processor Network-On-Chip Architecture
Weldezion, Awet Yemane
Lu, Zhonghai
Weerasekera, Roshan
Tenhunen, Hannu
2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 42 - +
[14] ACTAM: Cooperative multi-agent system architecture for urban traffic signal control
Chen, RS
Chen, DK
Lin, SY
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2005, E88D (01) : 119 - 126
[15] A multi-agent architecture for cooperative inter-jurisdictional traffic congestion management
Logi, F
Ritchie, SG
TRANSPORTATION RESEARCH PART C-EMERGING TECHNOLOGIES, 2002, 10 (5-6) : 507 - 527
[16] Multi-agent cooperative control for traffic signal on geographic road network
Zheng Y.
Guo R.
Ma D.
Zhao Z.
Li X.
Cehui Xuebao/Acta Geodaetica et Cartographica Sinica, 2021, 50 (09): : 1203 - 1210
[17] A reconfigurable network-on-chip architecture for optimal multi-processor SoC communication
Rana V.
Atienza D.
Santambrogio M.D.
Sciuto D.
De Micheli G.
IFIP Advances in Information and Communication Technology, 2010, 313 : 232 - 250
[18] A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication
Rana, Vincenzo
Atienza, David
Santambrogio, Marco Domenico
Sciuto, Donatella
De Micheli, Giovanni
VLSI-SOC: DESIGN METHODOLOGIES FOR SOC AND SIP, 2010, 313 : 232 - +
[19] ILIS - A MULTI PROCESSOR NETWORK FOR THE ANALYSIS OF RESPIRATORY-FUNCTION
VERBRAAK, AFM
BOGAARD, JM
VERSPRILLE, A
BULLETIN EUROPEEN DE PHYSIOPATHOLOGIE RESPIRATOIRE-CLINICAL RESPIRATORY PHYSIOLOGY, 1985, 21 : 10 - 10
[20] A multi-layered traffic engineering architecture for the electronic/optical hybrid network
Mutsui, K
Sakurai, T
Kaneda, M
Murayama, J
Ishii, H
2003 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS, AND SIGNAL PROCESSING, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, 2003, : 293 - 296

← 1 2 3 4 5 →