A cooperative PC/Network-Processor architecture for multi gigabit traffic analysis

被引:3
|
作者
Ficara, D. [1 ]
Giordano, S. [1 ]
Oppedisano, F. [1 ]
Procissi, G. [1 ]
Vitucci, F. [1 ]
机构
[1] Univ Pisa, Dept Informat Engn, I-56122 Pisa, Italy
关键词
D O I
10.1109/ITNEWS.2008.4488141
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The extensive availability of cost effective commodity PC hardware pushed the development of flexible and versatile traffic monitoring software such as protocol analyzers, protocol dissectors, traffic sniffers, traffic characterizers and IDSs (Intrusion Detection Systems). The largest part of these pieces of software is based on the well known libpcap API, which in the last few years has become a de facto standard for PC based packet capturing. Many improvements have been applied to this library but it still suffers from several performance flaws that are due not to the software itself but rather to the underlying hardware bottlenecks. In this paper we present a new traffic monitoring device, implemented by an Intel IXP2400 Network Processor PCI-X card connected to a gigabit ethernet LAN hosting a cluster of common personal computers running any libpcap based application. This architecture outperforms the previous solutions in terms of packet capturing power and timestamp accuracy.
引用
收藏
页码:123 / 128
页数:6
相关论文
共 50 条
  • [1] A cooperative PC/network-processor platform for gigabit traffic generation
    Antichi, Gianni
    Di Pietro, Andrea
    Ficara, Domenico
    Giordano, Stefano
    Procissi, Gregorio
    Vitucci, Fabio
    INTERNATIONAL JOURNAL OF COMMUNICATION NETWORKS AND DISTRIBUTED SYSTEMS, 2010, 4 (01) : 3 - 27
  • [2] A network processor-based architecture for multi-gigabit traffic analysis
    Di Pietro, A.
    Ficara, D.
    Giordano, S.
    Oppedisano, F.
    Procissi, G.
    Vitucci, F.
    INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2009, 22 (11) : 1403 - 1425
  • [3] Network-processor acceleration-architecture using header-learning cache and cache-miss handler
    Okuno, M
    Nishi, H
    8TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL III, PROCEEDINGS: COMMUNICATION AND NETWORK SYSTEMS, TECHNOLOGIES AND APPLICATIONS, 2004, : 108 - 113
  • [4] Cache-based network processor architecture: Evaluation with real network traffic
    Okuwo, Michitaka
    Nishimura, Shinji
    Ishida, Shin-ichi
    Nishi, Hiroaki
    IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (11): : 1620 - 1628
  • [5] An Architecture for Network Congestion Control and Charging of Non-cooperative Traffic
    Salles, Ronaldo M.
    Carvalho, Jeronymo M. A.
    JOURNAL OF NETWORK AND SYSTEMS MANAGEMENT, 2011, 19 (03) : 367 - 393
  • [6] An Architecture for Network Congestion Control and Charging of Non-cooperative Traffic
    Ronaldo M. Salles
    Jeronymo M. A. Carvalho
    Journal of Network and Systems Management, 2011, 19 : 367 - 393
  • [7] An architecture for multi-security level network traffic
    Witzke, Edward L.
    Gossage, Steve
    Wiener, Dallas J.
    2006: 40TH ANNUAL IEEE INTERNATIONAL CARNAHAN CONFERENCES SECURITY TECHNOLOGY, PROCEEDINGS, 2006, : 228 - +
  • [8] SENSOR NETWORK ARCHITECTURE FOR MULTI-MEDIA TRAFFIC
    Su, Weilian
    Mak, Wai Yen
    2008 IEEE MILITARY COMMUNICATIONS CONFERENCE: MILCOM 2008, VOLS 1-7, 2008, : 606 - 611
  • [9] Cooperative Multi Sensor Network for Traffic Safety Applications at Intersections
    Goldhammer, Michael
    Strigel, Elias
    Meissner, Daniel
    Brunsmann, Ulrich
    Doll, Konrad
    Dietmayer, Klaus
    2012 15TH INTERNATIONAL IEEE CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC), 2012, : 1178 - 1183
  • [10] DETERMINISTIC MODELING AND TRANSIENT ANALYSIS OF A NETWORK PROCESSOR WITH CROSS TRAFFIC
    JAIN, BN
    AGRAWALA, AK
    IFIP TRANSACTIONS C-COMMUNICATION SYSTEMS, 1993, 13 : 141 - 156