共 50 条
- [3] Network-processor acceleration-architecture using header-learning cache and cache-miss handler 8TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL III, PROCEEDINGS: COMMUNICATION AND NETWORK SYSTEMS, TECHNOLOGIES AND APPLICATIONS, 2004, : 108 - 113
- [4] Cache-based network processor architecture: Evaluation with real network traffic IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (11): : 1620 - 1628
- [6] An Architecture for Network Congestion Control and Charging of Non-cooperative Traffic Journal of Network and Systems Management, 2011, 19 : 367 - 393
- [7] An architecture for multi-security level network traffic 2006: 40TH ANNUAL IEEE INTERNATIONAL CARNAHAN CONFERENCES SECURITY TECHNOLOGY, PROCEEDINGS, 2006, : 228 - +
- [8] SENSOR NETWORK ARCHITECTURE FOR MULTI-MEDIA TRAFFIC 2008 IEEE MILITARY COMMUNICATIONS CONFERENCE: MILCOM 2008, VOLS 1-7, 2008, : 606 - 611
- [9] Cooperative Multi Sensor Network for Traffic Safety Applications at Intersections 2012 15TH INTERNATIONAL IEEE CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS (ITSC), 2012, : 1178 - 1183
- [10] DETERMINISTIC MODELING AND TRANSIENT ANALYSIS OF A NETWORK PROCESSOR WITH CROSS TRAFFIC IFIP TRANSACTIONS C-COMMUNICATION SYSTEMS, 1993, 13 : 141 - 156