Si Nanodot Device Fabricated by Thermal Oxidation and Their Applications

被引:0
|
作者
Takahashi, Yasuo [1 ]
Jo, Mingyu [1 ]
Kaizawa, Takuya [1 ]
Kato, Yuki [1 ]
Arita, Masashi [1 ]
Fujiwara, Akira [2 ]
Ono, Yukinori [1 ]
Inokawa, Hiroshi [3 ]
Choi, Jung-Bum [4 ]
机构
[1] Hokkaido Univ, Grad Sch Informat Sci & Technol, Sapporo, Hokkaido 0600814, Japan
[2] NTT Corp, NTT Basic Res Labs, Atsugi, Kanagawa 2430198, Japan
[3] Univ Shizuoka, Res Inst Elect, Hamamatsu, Shizuoka 4328011, Japan
[4] Chungbuk Natl Univ, Phys & Res Inst Nanosci & Technol, Cheongju, Chungbuk 361763, South Korea
关键词
Nanodot; Double dot; Coupled dot; Single-electron; Coulomb blockade; SOI; Adder; Half adder; Full adder; Selectable logic device; SINGLE-ELECTRON-TRANSISTOR; OXIDE-SEMICONDUCTOR TRANSISTORS; ROOM-TEMPERATURE; LOGIC; BINARY; GATE;
D O I
10.4028/www.scientific.net/KEM.470.175
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Small single-electron devices (SEDs) consisting of many Si nanodots are fabricated on a silicon-on-insulator (SOT) wafer by means of pattern-dependent oxidation (PADOX) method. We investigated SEDs from two kinds of viewpoint. One is how to fabricate the nanodots, especially coupled nanodots, which are important to achieve quantum computers and single-electron transfer devices. The other is demonstration of new applications that tolerate the size fluctuation. In order to achieve multi-coupled nanodots, we developed an easy method by applying PADOX to a specially designed Si nanowire which has small constrictions at the ends of the wire. We confirmed the double-dot formation and position of the Si nanodots in the wire by analyzing the measured electrical characteristics. To achieve high functionality together with low-power consumption and tolerance to size fluctuation, we developed nanodot array device which has many input gates and outputs terminals. The fabricated three-input and two-output nanodot device actually provide high functionality such as a half adder and a full adder.
引用
收藏
页码:175 / +
页数:3
相关论文
共 50 条
  • [41] Thermal annealing and magnetic anisotropy of NiFe thin films on n+-Si for spintronic device applications
    Lu, Q. H.
    Huang, R.
    Wang, L. S.
    Wu, Z. G.
    Li, C.
    Luo, Q.
    Zuo, S. Y.
    Li, J.
    Peng, D. L.
    Han, G. L.
    Yan, P. X.
    JOURNAL OF MAGNETISM AND MAGNETIC MATERIALS, 2015, 394 : 253 - 259
  • [42] Analysis of electrical, dielectric and thermal performance of NiFe/SiO2/Si MOS device fabricated by liquid phase epitaxy
    Ashery, Adel
    Khabiri, Gomaa
    Hassan, Abdelwahab
    Yousef, Moataz M. K.
    Khalil, Ahmed S. G.
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2019, 104
  • [43] Thermal oxidation of As and Ge implanted Si(100)
    Colonna, S
    Terrasi, A
    Scalese, S
    Iacona, F
    Raineri, V
    La Via, F
    Mobilio, S
    SURFACE SCIENCE, 2003, 532 : 746 - 753
  • [44] Reconsideration of Si pillar thermal oxidation mechanism
    Kageshima, Hiroyuki
    Shiraishi, Kenji
    Endoh, Tetsuo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (06)
  • [45] Retarded thermal oxidation of strained Si substrate
    孙家宝
    唐晓雨
    杨周伟
    施毅
    赵毅
    Chinese Physics B, 2014, 23 (06) : 411 - 414
  • [46] Retarded thermal oxidation of strained Si substrate
    Sun Jia-Bao
    Tang Xiao-Yu
    Yang Zhou-Wei
    Shi Yi
    Zhao Yi
    CHINESE PHYSICS B, 2014, 23 (06)
  • [47] HfO2/Si and HfSiO/Si Structures Fabricated by Oxidation of Metal Thin Films
    Oniki, Yusuke
    Iwazaki, Yoshitaka
    Hasumi, Masahiko
    Ueno, Tomo
    Kuroiwa, Koichi
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (05) : 05DA011 - 05DA014
  • [48] Relaxed SiGe-on-insulator fabricated by dry oxidation of sandwiched Si/SiGe/Si structure
    Di, ZF
    Zhang, M
    Liu, WL
    Zhu, M
    Lin, CL
    Chu, PK
    MATERIALS SCIENCE AND ENGINEERING B-SOLID STATE MATERIALS FOR ADVANCED TECHNOLOGY, 2005, 124 : 153 - 157
  • [49] High velocity Si-nanodot : a candidate for SRAM applications at 16nm node and below
    Bidal, G.
    Boeuf, F.
    Denorme, S.
    Loubet, N.
    Huguenin, J. L.
    Perreau, P.
    Fleury, D.
    Leverd, F.
    Lagrasta, S.
    Barnola, S.
    Salvetat, T.
    Orlando, B.
    Beneyton, R.
    Clement, L.
    Pantel, R.
    Monfray, S.
    Ghibaudo, G.
    Skotnicki, T.
    2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 240 - +
  • [50] Nanocontact Epitaxy of Thin Films on Si Substrates Using Nanodot Seeds Fabricated by Ultrathin SiO2 Film Technique
    Nakamura, Yoshiaki
    Ichikawa, Masakazu
    DIELECTRICS FOR NANOSYSTEMS 5: MATERIALS SCIENCE, PROCESSING, RELIABILITY, AND MANUFACTURING -AND-TUTORIALS IN NANOTECHNOLOGY: MORE THAN MOORE - BEYOND CMOS EMERGING MATERIALS AND DEVICES, 2012, 45 (03): : 41 - 45