Design of Scalable Hardware-Efficient Compressive Sensing Image Sensors

被引:6
|
作者
Leitner, Stefan [1 ]
Wang, Haibo [1 ]
Tragoudas, Spyros [1 ]
机构
[1] Southern Illinois Univ, Dept Elect & Comp Engn, Carbondale, IL 62901 USA
基金
美国国家科学基金会;
关键词
Active pixel sensors; compressive sensing; CMOS image sensors; SIGNAL RECOVERY;
D O I
10.1109/JSEN.2017.2766040
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a new compressive sensing (CS) measurement method for image sensors, which limits pixel summation within neighbor pixels and follows regular summation patterns. Simulations with a large set of benchmark images show that the proposed method leads to improved image quality. Circuit implementation for the proposed CS measurement method is presented with the use of current mode pixel cells; and the resultant CS image sensor circuit is significantly simpler than existing designs. With compression rates of 4 and 8, the developed CS image sensors can achieve 34.2- and 29.6-dB PSNR values with energy consumption of 1.4 and 0.73 mu J per frame, respectively.
引用
收藏
页码:641 / 651
页数:11
相关论文
共 50 条
  • [42] Error-Aware Design Procedure to Implement Hardware-Efficient Antilogarithmic Converters
    Loukrakpam, Merin
    Choudhury, Madhuchhanda
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (09) : 4266 - 4279
  • [43] An Efficient Hardware Design Tool for Scalable Matrix Multiplication
    Aslan, Semih
    Desmouliers, Christophe
    Oruklu, Erdal
    Saniie, Jafar
    [J]. 53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1262 - 1265
  • [44] Hardware-Efficient Low-Power Image Processing System for Wireless Capsule Endoscopy
    Turcza, Pawel
    Duplaga, Mariusz
    [J]. IEEE JOURNAL OF BIOMEDICAL AND HEALTH INFORMATICS, 2013, 17 (06) : 1046 - 1056
  • [45] Error-Aware Design Procedure to Implement Hardware-Efficient Logarithmic Circuits
    Loukrakpam, Merin
    Choudhury, Madhuchhanda
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (05) : 851 - 855
  • [46] Automated design of error-resilient and hardware-efficient deep neural networks
    Schorn, Christoph
    Elsken, Thomas
    Vogel, Sebastian
    Runge, Armin
    Guntoro, Andre
    Ascheid, Gerd
    [J]. NEURAL COMPUTING & APPLICATIONS, 2020, 32 (24): : 18327 - 18345
  • [47] Automated design of error-resilient and hardware-efficient deep neural networks
    Christoph Schorn
    Thomas Elsken
    Sebastian Vogel
    Armin Runge
    Andre Guntoro
    Gerd Ascheid
    [J]. Neural Computing and Applications, 2020, 32 : 18327 - 18345
  • [48] Error-Aware Design Procedure to Implement Hardware-Efficient Antilogarithmic Converters
    Merin Loukrakpam
    Madhuchhanda Choudhury
    [J]. Circuits, Systems, and Signal Processing, 2019, 38 : 4266 - 4279
  • [49] A hardware-efficient DAC for direct digital synthesis
    Jensen, HT
    Galton, I
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 97 - 100
  • [50] Hardware-efficient architecture design of wavelet-based adaptive visible watennarking
    Fan, YC
    Van, LD
    Huang, CM
    Tsao, HW
    [J]. PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS 2005, 2005, : 399 - 403