Buffer Allocation for Real-Time Streaming on a Multi-Processor without Back-Pressure

被引:0
|
作者
Salunkhe, Hrishikesh [1 ]
Moreira, Orlando [2 ]
van Berkelv, Kees [1 ,2 ]
机构
[1] Eindhoven Univ Technol, NL-5600 MB Eindhoven, Netherlands
[2] Ericsson BV Eindhoven, Eindhoven, Netherlands
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The goal of buffer allocation for real-time streaming applications, modeled as dataflow graphs, is to minimize total memory consumption while reserving sufficient space for each production without overwriting any live tokens and guaranteeing the satisfaction of real-time constraints. We present a buffer allocation solution for dataflow graphs scheduled on a system without back-pressure. Our contributions are 1) We extend the available dataflow techniques by applying best-case analysis. 2) We introduce dominator based relative life-time analysis. For our benchmark set, it exhibits up to 12% savings on memory consumption compared to traditional absolute life-time analysis. 3) We investigate the effect of variation in execution times on the buffer sizes for systems without back-pressure. It turns out that reducing the variation in execution times reduces the buffer sizes. 4) We compare the buffer allocation techniques for systems with and without back-pressure. For our benchmark set, we show that the system with back-pressure reduces the total memory consumption by as much as 28 % compared to the system without back-pressure. Our benchmark set includes wireless communications and multimedia applications.
引用
收藏
页码:20 / 29
页数:10
相关论文
共 50 条
  • [41] Combining admission tests for heuristic partitioning of real-time tasks on ARM big.LITTLE multi-processor architectures
    Mascitti, Agostino
    Cucinotta, Tommaso
    Abeni, Luca
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 119
  • [42] DPS: A Dynamic Procrastination Scheduler for Multi-core/Multi-processor Hard Real Time Systems
    Gawali, Shubhangi K.
    Raveendran, Biju K.
    [J]. 2016 INTERNATIONAL CONFERENCE ON CONTROL, DECISION AND INFORMATION TECHNOLOGIES (CODIT), 2016, : 286 - 291
  • [43] A Two-Pronged Approach of Power-Aware Voltage Scheduling for Real-Time Task Graphs in Multi-Processor Systems
    Kamiura, Naotake
    Saitoh, Ayumu
    Isokawa, Teijiro
    Matsui, Nobuyuki
    [J]. ISMVL: 2009 39TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2009, : 151 - 156
  • [44] Scheduling real-time multi-processor systems with distance-constrained tasks using the early-release-fair model
    Chen, Da-Ren
    Hsu, Chiun-Chieh
    Wang, Chien-Min
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (11): : 3260 - 3271
  • [45] Run-time spatial mapping of streaming applications to a heterogeneous multi-processor system-on-chip (MPSoC)
    Holzenspies, Philip K. F.
    Hurink, Johann L.
    Kuper, Jan
    Smit, Gerard J. M.
    [J]. 2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 210 - +
  • [46] Embedding of a Real Time Image Stabilization Algorithm on SoPC Platform, a Chip Multi-processor Approach
    Derutin, Jean Pierre
    Damez, Lionel
    Landrault, Alexis
    [J]. ADVANCED CONCEPTS FOR INTELLIGENT VISION SYSTEMS, PROCEEDINGS, 2008, 5259 : 157 - 169
  • [47] Impact of Buffer Size on UDP Performance for Real-Time Video Streaming Application
    Soomro, Sarfraz Ahmed
    Shaikh, M. Mujtaba
    Chandio, Abdul Fattah
    Nizamani, Nasreen
    Buriro, Ehsan Ali
    [J]. INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2018, 18 (06): : 157 - 160
  • [48] Buffer Space Allocation for Real-Time Priority-Aware Networks
    Kashif, Hany
    Patel, Hiren
    [J]. 2016 IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS), 2016,
  • [49] Real-Time Power Management for a Multi-Performance Processor
    Ishihara, Tohru
    [J]. 2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 147 - 152
  • [50] Real-time Anomaly Detection for Streaming Data using Burst Code on a Neurosynaptic Processor
    Chen, Qiuwen
    Qiu, Qinru
    [J]. PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 205 - 207