Exploiting Data Locality in Memory for ORAM to Reduce Memory Access Overheads

被引:0
|
作者
Kuang, Jinxi [1 ]
Shen, Minghua [1 ]
Lu, Yutong [1 ]
Xiao, Nong [1 ]
机构
[1] Sun Yat Sen Univ, Sch Comp Sci & Engn, Guangzhou, Peoples R China
关键词
D O I
10.1145/3489517.3530547
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper proposes a locality-aware Oblivious RAM (ORAM) primitive, named Green ORAM, which exploits spatial locality of data in the physical memory for reducing ORAM overheads. The Green ORAM is novel consisting of three policies. The first is row-guided label allocation used for mapping spatial locality onto ORAM tree to reduce the number of memory commands. The second is segment-based path replacement able to improve the data locality within the path in the ORAM tree in order to remove the redundant memory accesses. The third is multi-path write-back able to improve the data locality between different paths in order to obtain theoretical best stash hit rate. Notably, the Green ORAM still maintains the security as we analyzed. Experimental results show that Green ORAM achieves a 28.72% access latency reduction, and a 19.06% memory energy consumption reduction on average, compared with the state-of-the-art String ORAM.
引用
收藏
页码:703 / 708
页数:6
相关论文
共 50 条
  • [31] STYX: Exploiting SmartNIC Capability to Reduce Datacenter Memory Tax
    Ji, Houxiang
    Mansi, Mark
    Sun, Yan
    Yuan, Yifan
    Huang, Jinghan
    Kuper, Reese
    Swift, Michael M.
    Kim, Nam Sung
    PROCEEDINGS OF THE 2023 USENIX ANNUAL TECHNICAL CONFERENCE, 2023, : 619 - 633
  • [32] Guest editors' introduction - Cache memory and related problems: Enhancing and exploiting the locality
    Milutinovic, V
    Valero, M
    IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (02) : 97 - 99
  • [33] Using value locality to reduce memory encryption overhead in embedded processors
    Keramidas, G.
    Petoumenos, P.
    Antonopoulos, A.
    Kaxiras, S.
    Serpanos, D. N.
    ETFA 2007: 12TH IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION, VOLS 1-3, 2007, : 632 - 637
  • [34] Speeding Up Crossbar Resistive Memory by Exploiting In-memory Data Patterns
    Wen, Wen
    Zhao, Lei
    Zhang, Youtao
    Yang, Jun
    2017 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2017, : 261 - 267
  • [35] A data transformations based approach for optimizing memory and cache locality on distributed memory multiprocessors
    Jun, X
    Yang, XJ
    ADVANCED PARALLEL PROCESSING TECHNOLOGIES, PROCEEDINGS, 2005, 3756 : 3 - 12
  • [36] Exploiting In-Memory Data Patterns for Performance Improvement on Crossbar Resistive Memory
    Wen, Wen
    Zhao, Lei
    Zhang, Youtao
    Yang, Jun
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) : 2347 - 2360
  • [37] The Locality of Memory Checking
    Wang, Weijie
    Lu, Yujie
    Papamanthou, Charalampos
    Zhang, Fan
    PROCEEDINGS OF THE 2023 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, CCS 2023, 2023, : 1820 - 1834
  • [38] Exploiting GPU Direct Access to Non-Volatile Memory to Accelerate Big Data Processing
    Bayati, Mahsa
    Leeser, Miriam
    Mi, Ningfang
    2020 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2020,
  • [39] Reducing overheads for acquiring dynamic memory traces
    Gao, XF
    Laurenzano, M
    Simon, B
    Snavely, A
    IISWC - 2005: PROCEEDINGS OF THE 2005 IEEE INTERNATIONAL SYMPOSIUM ON WORKLOAD CHARACTERIZATION, 2005, : 46 - 55
  • [40] On minimizing memory and computation overheads for binary-tree based data replication
    Souravlas, Stavros
    Sifaleras, Angelo
    2017 IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS (ISCC), 2017, : 1296 - 1299