A New Parallel Symmetric Tridiagonal Eigensolver Based on Bisection and Inverse Iteration Algorithms for Shared-memory Multi-core Processors

被引:2
|
作者
Ishigami, Hiroyuki [1 ]
Kimura, Kinji [1 ]
Nakamura, Yoshimasa [1 ]
机构
[1] Kyoto Univ, Grad Sch Informat, Kyoto 6068501, Japan
关键词
MRRR ALGORITHM; PERFORMANCE; ORTHOGONALIZATION;
D O I
10.1109/3PGCIC.2015.26
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In order to accelerate the subset computation of eigenpairs for real symmetric tridiagonal matrices on shared-memory multi-core processors, a parallel symmetric tridiagonal eigensolver is proposed, which computes eigenvalues of target matrices using the parallel bisection algorithm and computes the corresponding eigenvectors using the block inverse iteration algorithm with reorthogonalization (BIR algorithm). The BIR algorithm is based on the simultaneous inverse iteration (SI) algorithm, which is a variant of the inverse iteration algorithm, and is introduced to a block parameter. Since the BIR algorithm is mainly composed of the matrix multiplications, the proposed eigensolver is expected to accelerate the computation of eigenpairs even on massively parallel computers. Numerical experiments on shared-memory multi-core processors show that the BIR algorithm is faster than the SI algorithm and achieves the good parallel efficiency. In addition, many cases of the numerical experiments also show that the proposed eigensolver, including the parallel bisection and the BIR algorithm, is more accurate than the parallel implementation of other eigensolvers, such as the QR iteration algorithm, the divide-and-conquer algorithm, and the multiple relatively robust representations algorithm.
引用
收藏
页码:216 / 223
页数:8
相关论文
共 50 条
  • [31] Novel parallel method for association rule mining on multi-core shared memory systems
    Vu, Lan
    Alaghband, Gita
    PARALLEL COMPUTING, 2014, 40 (10) : 768 - 785
  • [32] Shared Cache Based on Content Addressable Memory in a Multi-Core Architecture
    Abumwais, Allam
    Obaid, Mahmoud
    CMC-COMPUTERS MATERIALS & CONTINUA, 2023, 74 (03): : 4951 - 4963
  • [33] A Parallel Hybrid Heuristic Based on Karp's Partitioning for PTSP on Multi-core Processors
    Amar, Mohamed Abdellahi
    Khaznaji, Walid
    Bellalouna, Monia
    2017 16TH IEEE/ACIS INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE (ICIS 2017), 2017, : 465 - 470
  • [34] The Research and Implementation of Parallel In-vehicle Vision System Based on Multi-core Processors
    Dai, Zhitao
    Wang, Yiwen
    Sun, Shu
    Zhang, Pan
    INDUSTRIAL DESIGN AND MECHANICAL POWER, 2012, 224 : 529 - 532
  • [35] Dynamic Multimedia Encryption Using a Parallel File System Based on Multi-Core Processors
    Khashan, Osama A. M.
    Khafajah, Nour M.
    Alomoush, Waleed
    Alshinwan, Mohammad
    Atawneh, Sultan Samer
    Alsmadi, Mutasem K. K.
    CRYPTOGRAPHY, 2023, 7 (01)
  • [36] New methodology for thermal analysis of multi-core processors based on dedicated ASIC
    Szermer, M.
    Zajac, P.
    Kotynia, L.
    Maj, C.
    Pietrzak, P.
    Janicki, M.
    Napieralski, A.
    MICROELECTRONICS JOURNAL, 2013, 44 (07) : 623 - 630
  • [37] An Application on Controller to Improve Performance of Multi-Core Shared Memory Based on Network processing
    Ma, Peijun
    Peng, Yujia
    Li, Kang
    Shi, Jiang-Yi
    Guang, Qing
    MEMS, NANO AND SMART SYSTEMS, PTS 1-6, 2012, 403-408 : 2107 - 2110
  • [38] Source-to-Source Parallelization Compilers for Scientific Shared-Memory Multi-core and Accelerated Multiprocessing: Analysis, Pitfalls, Enhancement and Potential
    Re’em Harel
    Idan Mosseri
    Harel Levin
    Lee-or Alon
    Matan Rusanovsky
    Gal Oren
    International Journal of Parallel Programming, 2020, 48 : 1 - 31
  • [39] Source-to-Source Parallelization Compilers for Scientific Shared-Memory Multi-core and Accelerated Multiprocessing: Analysis, Pitfalls, Enhancement and Potential
    Hare, Re'em
    Mosseri, Idan
    Levin, Harel
    Alon, Lee-or
    Rusanovsky, Matan
    Oren, Gal
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2020, 48 (01) : 1 - 31
  • [40] Design of Parallel Algorithms for Super Long Integer Operation Based on Multi-core CPUs
    Zhang, Shifeng
    Su, Shenghui
    2015 11TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SECURITY (CIS), 2015, : 335 - 339