Integrated wafer-scale manufacturing of electron cryomicroscopy specimen supports

被引:6
|
作者
Naydenova, Katerina [1 ]
Russo, Christopher J. [1 ]
机构
[1] MRC Lab Mol Biol, Francis Crick Ave, Cambridge CB2 0QH, England
基金
英国惠康基金; 英国医学研究理事会;
关键词
Grid; HexAuFoil; TEM; cryoEM; CMOS; MEMS; CRYO-EM; RELEASE PROCESS; CARBON-FILMS; HOLE SIZE; GOLD;
D O I
10.1016/j.ultramic.2021.113396
中图分类号
TH742 [显微镜];
学科分类号
摘要
We present a process for the manufacture of electron cryomicroscopy (cryoEM) specimen supports with an integrated foil-grid structure, using cryogenic vacuum evaporation (cryoEvap) and patterned electroplating on a silicon wafer substrate. The process is designed to produce a pattern of nanometre scale holes in a thin metal foil, which is attached to a pattern of micrometre scale grid bars that support it and allow handling of the millimetre scale device. All steps are carried out on a single 4 inch (100 mm) silicon wafer, without any need to handle individual grids during processing, and yield about 600 supports per wafer. The approach is generally applicable to the problem of creating a thin foil with nanometre scale features and a micrometre scale support structure; here it is used to make an all gold, HexAuFoil type design. It also allows for the addition of custom fiducial markers and patterns which aid in locating and identifying particular regions of a grid at several length scales: by eye, in an optical microscope, and in the electron microscope. Implemented at scale, this manufacturing process can supply ample grids to support the continued growth of cryoEM for determining the structure of biological molecules.
引用
收藏
页数:10
相关论文
共 50 条
  • [21] WAFER-SCALE KERNEL TESTING
    CATT, I
    ELECTRONICS & WIRELESS WORLD, 1989, 95 (1638): : 401 - &
  • [22] Emerging MoS2 Wafer-Scale Technique for Integrated Circuits
    Ye, Zimeng
    Tan, Chao
    Huang, Xiaolei
    Ouyang, Yi
    Yang, Lei
    Wang, Zegao
    Dong, Mingdong
    NANO-MICRO LETTERS, 2023, 15 (01)
  • [23] Wafer-Scale Processing of Aligned Carbon Nanotubes for Future Integrated Circuits
    Zhou, Chongwu
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 537 - 540
  • [24] Emerging MoS2 Wafer-Scale Technique for Integrated Circuits
    Zimeng Ye
    Chao Tan
    Xiaolei Huang
    Yi Ouyang
    Lei Yang
    Zegao Wang
    Mingdong Dong
    Nano-Micro Letters, 2023, 15
  • [25] Emerging MoS2 Wafer-Scale Technique for Integrated Circuits
    Zimeng Ye
    Chao Tan
    Xiaolei Huang
    Yi Ouyang
    Lei Yang
    Zegao Wang
    Mingdong Dong
    Nano-Micro Letters, 2023, 15 (03) : 135 - 176
  • [26] A RECONFIGURABLE WAFER-SCALE MEMORY
    BOUBEKEUR, A
    SAUCIER, G
    TRILHE, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (10) : 1423 - 1432
  • [27] WAFER-SCALE TRANSDUCER ARRAYS
    CHAPMAN, GH
    PARAMESWARAN, M
    SYRZYCKI, M
    COMPUTER, 1992, 25 (04) : 50 - 56
  • [28] Integrated Photonic Circuits on Wafer-Scale Diamond-on-Insulator Substrates
    Rath, Patrik
    Nebel, Christoph
    Wild, Christoph
    Pernice, Wolfram H. P.
    2013 CONFERENCE ON LASERS AND ELECTRO-OPTICS (CLEO), 2013,
  • [29] YIELD OF WAFER-SCALE INTERCONNECTIONS
    MCDONALD, JF
    DONLAN, BJ
    STEINVORTH, RH
    GREUB, H
    DHODHI, M
    KIM, JS
    BERGENDAHL, AS
    VLSI SYSTEMS DESIGN, 1986, 7 (12): : 62 - &
  • [30] Wafer-Scale Characterization of a Superconductor Integrated Circuit Fabrication Process, Using a Cryogenic Wafer Prober
    West, Joshua T.
    Kurlej, Arthur
    Wynn, Alex
    Rogers, Chad
    Gouker, Mark A.
    Tolpygo, Sergey K.
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2022, 32 (05)