Four quadrant FGMOS analog multiplier

被引：14

作者：

Keles, Sinem ^{[1
]}

Kuntman, Hulusi Hakan ^{[1
]}

机构：

[1] Istanbul Tech Univ, Fac Elect & Elect, TR-80626 Istanbul, Turkey

来源：

TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES | 2011年 / 19卷 / 02期

关键词：

FGMOS; four quadrant analog multiplier; rail-to-rail; differential amplifier; 4-QUADRANT; CIRCUITS;

D O I：

10.3906/elk-1001-377

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

A novel four-quadrant analog multiplier using floating gate MOS (FGMOS) transistors operating in the saturation region is presented. The drain current is proportional to the square of the weighted sum of the input signals. This square law characteristic of the FGMOS transistor is used to implement the quarter square identity by utilizing only six FGMOS transistors. The main features of this remarkably simple multiplier circuit configuration are the large input signal range equal to 100% of the supply voltage, nonlinearity of 0.0081%, bandwidth of 1.4-1.5 Ghz and THD of maximum 2.67% (while the inputs are at their maximum values).

引用

页码：291 / 301

页数：11

共 50 条

[1] FGMOS Four-Quadrant Analog Multiplier
de la Cruz-Alejo, Jesus
Santiago Medina-Vazquez, A.
Noe Oliva-Moreno, L.
[J]. 2012 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2012,
[2] A compact low-voltage four quadrant FGMOS multiplier
Navarro, M
López-Martín, AJ
de la Cruz, CA
Carlosena, A
[J]. ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 393 - 396
[3] A design of four-quadrant analog multiplier
Dejhan, K
Prommee, P
Tiamvorratat, W
Mitatha, S
Chaisayun, I
[J]. IEEE INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES 2004 (ISCIT 2004), PROCEEDINGS, VOLS 1 AND 2: SMART INFO-MEDIA SYSTEMS, 2004, : 29 - 32
[4] A compact four quadrant CMOS analog multiplier
Miguel Rocha-Perez, Jose
Zamora-Mejia, Gregorio
Diaz-Armendariz, Alejandra
Israel Bautista-Castillo, Alejandro
Diaz-Sanchez, Alejandro
Ramirez-Angulo, Jaime
[J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 108 : 53 - 61
[5] A four quadrant analog multiplier employing single CDBA
Keskin, AÜ
[J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2004, 40 (01) : 99 - 101
[6] A Four Quadrant Analog Multiplier Employing Single CDBA
Ali Ümit Keskin
[J]. Analog Integrated Circuits and Signal Processing, 2004, 40 : 99 - 101
[7] A novel four quadrant CMOS analog multiplier/divider
Li, G
Maundy, B
[J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 1108 - 1111
[8] High Bandwidth Four-Quadrant Analog Multiplier
Nikseresht, Sasan
Azhari, Seyed Javad
Danesh, Mohammadhadi
[J]. 2017 25TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2017, : 210 - 215
[9] A new NMOS four-quadrant analog multiplier
Boonchu, B
Surakampontorn, W
[J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1004 - 1007
[10] FOUR-QUADRANT ANALOG SIGNAL MULTIPLIER.
Timonteev, V.N.
Kuz'menko, V.P.
Tkachenko, V.A.
[J]. 1978, 21 (4 pt 2): : 1013 - 1015

← 1 2 3 4 5 →