Analysis and application of inventive selective harmonic elimination strategy to eliminate high order harmonic from asymmetrical multi-level inverter

被引:3
|
作者
Falehi, Ali Darvish [1 ]
机构
[1] Islamic Azad Univ, Dept Elect Engn, Shadegan Branch, Shadegan, Iran
关键词
Asymmetrical multi-level inverter; Reduced structure; High-order harmonics; RI-SHEPWM; MOBA; DC VOLTAGE SOURCES; CONVERTERS; PWM; MODULATION; REDUCTION; NUMBER;
D O I
10.1007/s11045-019-00669-0
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The most prominent issue relevant to the initiative multi-level inverters is how to provide a high-step staircase quasi-sinusoidal voltage against low switch numbers. This paper presents an innovative asymmetrical multi-level inverter structured by cascaded sub-multi-level inverter bonded to H-bridge inverter to unravel aforesaid issue. DC power sources of sub-multi-level inverters have been determined based on an especial exponential model to provide zero and positive steps, and so, negative steps can be achieved using H-bridge inverter bonded to cascaded sub-multi-level inverters. From viewpoint of harmonic components of high level output voltage, high order harmonics must be indispensability eliminated. Toward this subject, Rectangular Incision-Selective Harmonic Elimination-Pulse Width Modulation (RI-SHEPWM) along with fractional values of DC sources have been scheduled to be the fundamental approach aimed at elimination of twenty-ninth, thirty-first and thirty-fifth harmonics. In according to the nature of multi-objective state of the problem, executing the multi-objective optimization method isn't avoidable. Due to high performance of Multi Objective Bees Algorithm (MOBA) to solve the non-linear objectives, the elimination of these harmonics is formulated by pertinent fitness functions utilizing MOBA. Putting it all together, the pertinent deductive analysis as well as both the simulation and experimental outcomes have transparently corroborated the capability of the held forth asymmetrical multi-level inverter. Meanwhile, elimination of all determined high-order harmonics i.e., twenty-ninth, thirty-first and thirty-fifth harmonics utilizing RI-SHEPWM based on MOBA has been approved.
引用
收藏
页码:411 / 429
页数:19
相关论文
共 50 条
  • [1] Analysis and application of inventive selective harmonic elimination strategy to eliminate high order harmonic from asymmetrical multi-level inverter
    Ali Darvish Falehi
    [J]. Multidimensional Systems and Signal Processing, 2020, 31 : 411 - 429
  • [2] Selective Harmonic Elimination PWM For a Cascaded Multi-level Inverter
    Kouzou, Ahmed Lakhdar
    Krama, Abdelbasset
    Refaat, Shady S.
    Abu -Rub, Haitham
    [J]. 2020 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2020, : 1145 - 1150
  • [3] Simulated Annealing Based Selective Harmonic Elimination for Multi-level Inverter
    Kumar, N. Vinoth
    Chinnaiyan, V. Kumar
    Pradish, M.
    Karthikeyan, S. Prabhakar
    [J]. FIRST INTERNATIONAL CONFERENCE ON POWER ENGINEERING COMPUTING AND CONTROL (PECCON-2017 ), 2017, 117 : 855 - 861
  • [4] Application of memetic algorithm for selective harmonic elimination in multi-level inverters
    Kumle, Alireza Niknam
    Fathi, Seyed Hamid
    Jabbarvaziri, Faramarz
    Jamshidi, Mehdi
    Yazdi, Seyed Saeed Heidari
    [J]. IET POWER ELECTRONICS, 2015, 8 (09) : 1733 - 1739
  • [5] Mathematical modeling and engineering design of multi-level inverter based on selective harmonic elimination
    Salman, Layth
    Al-Badrani, Harith
    [J]. PRZEGLAD ELEKTROTECHNICZNY, 2022, 98 (11): : 83 - 86
  • [6] Selective harmonic elimination in multi-level inverter with zig-zag connection transformers
    Young, Chung-Ming
    Wu, Sheng-Feng
    [J]. IET POWER ELECTRONICS, 2014, 7 (04) : 876 - 885
  • [7] Utilizing particle swarm optimization for selective harmonic elimination of multi-level current source inverter
    [J]. 1600, Academy of Sciences of the Czech Republic, Dolejskova 5, Praha 8, 182 00, Czech Republic (62):
  • [8] Optimization Based Selective Harmonic Elimination in Multi-Level Inverters
    Sahu, Neha
    Londhe, Narendra D.
    [J]. 2017 NATIONAL POWER ELECTRONICS CONFERENCE (NPEC), 2017, : 325 - 329
  • [9] Selective Harmonic Elimination : An Comparative Analysis for Seven level Inverter
    Kumar, N. Vinoth
    Chinnaiyan, V. Kumar
    Pradish, M.
    Divekar, M. S.
    [J]. PROCEEDINGS OF THE 2016 IEEE STUDENTS' TECHNOLOGY SYMPOSIUM (TECHSYM), 2016, : 157 - 162
  • [10] Implementation of a Multi-level Inverter Based on Selective Harmonic Elimination and Zig-Zag Connected Transformers
    Young, Chung-Ming
    Wu, Sheng-Feng
    Liu, Yan-Zhong
    [J]. 2009 INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND DRIVE SYSTEMS, VOLS 1 AND 2, 2009, : 104 - 109