Constructing Large, Durable and Fast SSD System via Reprogramming 3D TLC Flash Memory

被引:30
|
作者
Gao, Congming [1 ,2 ]
Ye, Min [3 ]
Li, Qiao [4 ]
Xue, Chun Jason [4 ]
Zhang, Youtao [2 ]
Shi, Liang [5 ]
Yang, Jun [2 ]
机构
[1] Chongqing Univ, Chongqing, Peoples R China
[2] Univ Pittsburgh, Pittsburgh, PA 15260 USA
[3] YEESTOR Microelect Co Ltd, Shenzhen, Peoples R China
[4] City Univ Hong Kong, Hong Kong, Peoples R China
[5] East China Normal Univ, Shanghai, Peoples R China
基金
美国国家科学基金会;
关键词
3D TLC SSD; reprogramming; endurance; performance; capacity; reliability; RAID; 5;
D O I
10.1145/3352460.3358323
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
NAND flash memory based SSDs have been widely studied and adopted. The scaling of SSD has evolved from plannar (2D) to 3D stacking. Compared with 2D SSD, 3D SSD stacks more layers into one block, constructing one block with more flash pages. For reliability and other reasons, technology node in 3D NAND SSD is larger than in 2D, but data density can be increased via increasing bit-per-cell. However, representing multiple bits per cell encounters additional challenges such as endurance and access latency. In this work, we develop a novel reprogramming scheme for TLCs in 3D NAND SSD, such that a cell can be programmed and reprogrammed several times before it is erased. Such reprogramming can reduce the frequency of erases which determines the endurance of a cell, improve the speed of programming, and increase the amount of bits written in a cell per program/erase cycle, i.e., effective capacity. Our work is the first to perform real 3D NAND SSD test to validate the feasibility of the reprogram operation. From the collected data, we derive the restrictions of performing reprogramming due to reliability challenges. Further, a reprogrammable SSD (ReSSD) is designed to structure reprogram operations, and when they should be applied. ReSSD is evaluated in a case study in 3D TLC SSD based RAID 5 system (RSS-RAID). Experimental results show that RSS-RAID can improve the endurance by 30.3%, boost write performance by 16.7%, and increase effective capacity by 7.71%, with negligible overhead compared with conventional 3D SSD based RAID 5 system.
引用
收藏
页码:493 / 505
页数:13
相关论文
共 50 条
  • [21] SPA-SSD: Exploit Heterogeneity and Parallelism of 3D SLC-TLC Hybrid SSD to Improve Write Performance
    Zhang, Wenhui
    Cao, Qiang
    Jiang, Hong
    Yao, Jie
    Dong, Yuanyuan
    Yang, Puyuan
    2019 IEEE 37TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2019), 2019, : 613 - 621
  • [22] Reduce Refresh Operations on 3-D TLC nand Flash System via Wordline (WL) Interference
    Yang, Liu
    Wang, Qi
    Li, Qianhui
    Yu, Xiaolei
    Huo, Zongliang
    IEEE EMBEDDED SYSTEMS LETTERS, 2022, 14 (04) : 179 - 182
  • [23] Vertical 3D NAND Flash Memory Technology
    Nitayama, Akihiro
    Aochi, Hideaki
    ULSI PROCESS INTEGRATION 7, 2011, 41 (07): : 15 - 25
  • [24] Coding Scheme for 3D Vertical Flash Memory
    Kim, Yongjune
    Mateescu, Robert
    Song, Seung-Hwan
    Bandic, Zvonimir
    Kumar, B. V. K. Vijaya
    2015 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC), 2015, : 264 - 270
  • [25] Error Generation for 3D NAND Flash Memory
    Liu, Weihua
    Wu, Fei
    Meng, Songmiao
    Chen, Xiang
    Xie, Changsheng
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 56 - 59
  • [26] 3D pixel module for constructing large-screen 3D display
    Institute of Symbiotic Science and Technology, Tokyo University of Agriculture and Technology, 2-24-16, Nakatyo, Koganei-shi, Tokyo 184-8588, Japan
    Kyokai Joho Imeji Zasshi, 2006, 6 (920-927):
  • [27] Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures
    Zhang, Wangyuan
    Li, Tao
    18TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2009, : 101 - 112
  • [28] Performance Optimization in 3D Flash Memory Cell Stack via Process Variable Engineering
    Kim, Jangsaeng
    Im, Jiseong
    Lee, Jong-Ho
    IEEE ELECTRON DEVICE LETTERS, 2024, 45 (12) : 2395 - 2398
  • [29] Space Program Scheme for 3-D NAND Flash Memory Specialized for the TLC Design
    Kang, Ho-Jung
    Choi, Nagyong
    Lee, Dong Hwan
    Lee, Tackhwi
    Chung, Sungyong
    Bae, Jong-Ho
    Park, Byung-Gook
    Lee, Jong-Ho
    2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2018, : 201 - 202
  • [30] Data-Aware 3-D TLC NAND Flash Memory Reliability Optimization
    Salamin, Sami
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (10) : 5962 - 5974