共 50 条
- [21] Application of Hysteresis Voltage Control for Three-Level Neutral Point Clamped Voltage Source Inverter [J]. 2015 56TH INTERNATIONAL SCIENTIFIC CONFERENCE ON POWER AND ELECTRICAL ENGINEERING OF RIGA TECHNICAL UNIVERSITY (RTUCON), 2015,
- [24] Six-phase SVPWM with common-mode voltage suppression [J]. IET POWER ELECTRONICS, 2018, 11 (15) : 2461 - 2469
- [25] Neutral Voltage Balancing Of Three Level Neutral-Clamped Inverter [J]. 2019 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2019,
- [27] Common-Mode Voltage Eliminated Three-Level Inverter using a Three-Level Flying-Capacitor Inverter and Cascaded H-Bridge [J]. IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES 2012), 2012,
- [28] Space Vector PWM for Common Mode Voltage Reduction and Neutral Point Voltage Balancing in Three-level Converters [J]. 2016 IEEE 8TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE (IPEMC-ECCE ASIA), 2016,
- [30] A novel PWM scheme to eliminate common-mode voltage in three-level voltage source inverter [J]. PESC 98 RECORD - 29TH ANNUAL IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1 AND 2, 1998, : 269 - 274