Long unsigned number systolic serial multipliers and squarers

被引：11

作者：

Pekmestzi, KZ ^{[1
]}

Kalivas, P ^{[1
]}

Moshopoulos, N ^{[1
]}

机构：

[1] Natl Tech Univ Athens, Dept Elect & Comp Engn, Athens, Greece

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 2001年 / 48卷 / 03期

关键词：

serial multiplier; serial squarer; systolic circuits;

D O I：

10.1109/82.924075

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A systolic serial multiplier and a squarer for unsigned numbers-which operate without zero words inserted between successive data words, output the full product, and have only one clock cycle latency-are presented. The multiplier is based on a modified serial/parallel scheme that operates with 100% efficiency. The systolic form is obtained by merging two adjacent multiplier cells. The same technique is used for the design of a serial squarer. The systolisity and the continuous operation are achieved without an increase in hardware complexity. The proposed schemes are well suited for long number multiplication and squaring.

引用

页码：316 / 321

页数：6

共 50 条

[41] SIMPLIFIED SERIAL PROCESSING MULTIPLIERS FOR DIGITAL FILTERS
KOTHMANN, W
NACHRICHTENTECHNISCHE ZEITSCHRIFT, 1972, 25 (11): : 492 - &
[42] Systolic digit-serial multiplier
Ashur, AS
Ibrahim, MK
Aggoun, A
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (01): : 14 - 20
[43] Systolic dual basis serial multiplier
Wozniak, JJ
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1998, 145 (03): : 237 - 241
[44] DIGIT SERIAL SYSTOLIC VLSI ARCHITECTURES
IRWIN, MJ
OWENS, RM
SYSTOLIC ARRAY PROCESSORS, 1989, : 215 - 224
[45] Systolic digit-serial multiplier
Univ of Nottingham, Nottingham, United Kingdom
IEE Proc Circuits Devices Syst, 1 (14-20):
[46] Dual basis systolic multipliers for GF(2(m))
Fenn, STJ
Benaissa, M
Taylor, D
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1997, 144 (01): : 43 - 46
[47] Functional-based synthesis of systolic online multipliers
Jebelean, T
Szakacs, L
Seventh International Symposium on Symbolic and Numeric Algorithms for Scientific Computing, Proceedings, 2005, : 267 - 275
[48] AUTOMATIC LAYOUT SYNTHESIS OF PIPELINED MULTIPLIERS FOR SYSTOLIC ARRAYS
JOST, AG
WANG, LF
PERIYALWAR, S
ROBERTSON, W
IFIP TRANSACTIONS A-COMPUTER SCIENCE AND TECHNOLOGY, 1993, 22 : 385 - 398
[49] FAST MULTIPLIERS FOR NUMBER THEORETIC TRANSFORMS
NUSSBAUMER, HJ
IEEE TRANSACTIONS ON COMPUTERS, 1978, 27 (08) : 764 - 765
[50] SERIAL NUMBER ANALYSIS
GOODMAN, LA
JOURNAL OF THE AMERICAN STATISTICAL ASSOCIATION, 1952, 47 (260) : 622 - 634

← 1 2 3 4 5 →