Reduced Complexity Architecture for Integral Image Generation

被引：0

作者：

Khorsandi, Mohammad Amin ^{[1
]}

Karimi, Nader ^{[1
]}

机构：

[1] Isfahan Univ Technol, Dept Elect & Comp Engn, Esfahan, Iran

来源：

2015 9TH IRANIAN CONFERENCE ON MACHINE VISION AND IMAGE PROCESSING (MVIP) | 2015年

关键词：

integral image; generation; architecture; pipeline; HARDWARE ARCHITECTURE;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Integral image plays an important role in AdaBoost algorithm which uses Haar-like features. The calculation of integral image needs many accesses to memory and most of the required addresses are not sequential. In addition, its calculation is compute-intensive. In this paper we propose an approach for generating integral image to cope with nonesequential addresses by affine transforming input image and using a pipeline architecture to compute results in an improved way. This approach needs the lowest clock pulses for integral image generation and in addition, its architecture is improved and less complex.

引用

页码：80 / 83

页数：4

共 50 条

[1] Overfitted image coding at reduced complexity
Blard, Theophile
Ladune, Theo
Philippe, Pierrick
Clare, Gordon
Jiang, Xiaoran
Deforges, Olivier
32ND EUROPEAN SIGNAL PROCESSING CONFERENCE, EUSIPCO 2024, 2024, : 927 - 931
[2] Low-cost Hardware Architecture for Integral Image Generation using Word Length Reduction
Kim, Junghwan
Hyun, Jongkil
Moon, Byungin
2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 119 - 120
[3] A novel architecture for dynamic Integral Image generation for Haar-based face detection on FPGA
Kumar, Chanchal
Agarwal, Sankalp
TENCON 2014 - 2014 IEEE REGION 10 CONFERENCE, 2014,
[4] A Novel Low Latency Integral Image Architecture
Valenzuela-Lopez, Omar G.
Tecpanecatl-Xihuitl, J. Luis
Aguilar-Ponce, Ruth M.
2017 IEEE INTERNATIONAL AUTUMN MEETING ON POWER, ELECTRONICS AND COMPUTING (ROPEC), 2017,
[5] A Novel Parametric WDM Interconnect Architecture with Reduced Complexity
Hamza, Haitham S.
Deogun, Jitender S.
2ND INTERNATIONAL CONFERENCE ON BROADBAND NETWORKS (BROADNETS 2005), 2005, : 135 - +
[6] Multitrack digital data storage: A reduced complexity architecture
Tosi, Sebastien
Power, Martin
Conway, Thomas
IEEE TRANSACTIONS ON MAGNETICS, 2007, 43 (03) : 1101 - 1111
[7] Reduced Complexity Architecture for Normalization of Histogram of Oriented Gradients
Amjadian, Parisa
Sayedi, Sayed Masoud
2019 27TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE 2019), 2019, : 1579 - 1583
[8] RECONFIGURABLE CACHE MEMORY ARCHITECTURE FOR INTEGRAL IMAGE AND INTEGRAL HISTOGRAM APPLICATIONS
Hsu, Po-Hao
Chien, Shao-Yi
2011 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2011, : 151 - 156
[9] A fast integral image generation algorithm on GPUs
Dang, Qingqing
Yan, Shengen
Wu, Ren
2014 20TH IEEE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS), 2014, : 624 - 631
[10] Efficient Architecture for Integral Image Computation on Heterogeneous FPGAs
Spagnolo, Fanny
Corsonello, Pasquale
Perri, Stefania
2019 15TH CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2019, : 229 - 232

← 1 2 3 4 5 →