Design and performance analysis of Dual-Gate All around Core-Shell Nanotube TFET

被引:56
|
作者
Kumar, Naveen [1 ]
Mushtaq, Umar [2 ]
Amin, S. Intekhab [3 ]
Anand, Sunny [2 ]
机构
[1] Dr BR Ambedkar Natl Inst Technol Jalandhar, Jalandhar, Punjab, India
[2] Amity Univ, Sect 125, Noida, Uttar Pradesh, India
[3] Jamia Milia Islamia, New Delhi, India
关键词
Nanotube; Dual-Gate All around; Nanowire; Core and shell gates; TFET; FIELD-EFFECT TRANSISTORS; TUNNEL-FETS;
D O I
10.1016/j.spmi.2018.09.012
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
In this research work, we have put forward Silicon based Nanotube structure with Dual Gate All around configuration. The proposed device has been compared with Conventional Nanowire structure and the comparison is concocted on account of analog parameters of both the devices. The structural parameters of both the devices are kept identical like work function, doping concentrations of Source, Channel and Drain regions. By using an inner core gate and an outer shell gate, the proposed device exhibited superior Analog characteristics over its Nanowire counterpart in terms of drive current (ION), Electrical criteria, capacitance, unity gain, and transconductance.
引用
收藏
页码:356 / 364
页数:9
相关论文
共 50 条
  • [1] Design and Performance Analysis of Core-Shell Dual Metal-Dual Gate Cylindrical GAA Silicon Nanotube-TFET
    Umar Mushtaq
    Naveen Kumar
    Sunny Anand
    Intekhab Amin
    Silicon, 2020, 12 : 2355 - 2363
  • [2] Design and Performance Analysis of Core-Shell Dual Metal-Dual Gate Cylindrical GAA Silicon Nanotube-TFET
    Mushtaq, Umar
    Kumar, Naveen
    Anand, Sunny
    Amin, Intekhab
    SILICON, 2020, 12 (10) : 2355 - 2363
  • [3] Gate-All-Around Nanowire TFET with Heterojunction and Core Insulator: Design and Analysis
    Singh, Sadhana
    Chaudhary, Tarun
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2023, 12 (11)
  • [4] Design of Si0.45Ge0.55-based core-shell-type dual-material dual-gate nanotube TFET with source pocket technique
    Singh, Navaneet Kumar
    Kar, R.
    Mandal, D.
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2021, 127 (04):
  • [5] Design of Si0.45Ge0.55-based core–shell-type dual-material dual-gate nanotube TFET with source pocket technique
    Navaneet Kumar Singh
    R. Kar
    D. Mandal
    Applied Physics A, 2021, 127
  • [6] Core-Shell Dual-Gate Nanowire Memory as a Synaptic Device for Neuromorphic Application
    Ansari, Md Hasan Raza
    Cho, Seongjae
    Lee, Jong-Ho
    Park, Byung-Gook
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2021, 9 : 1282 - 1289
  • [7] An Improved Performance of Gate All-Around Junctionless FET Using Core-Shell Architecture
    Mehta, Vanita
    Arya, Sandeep Kumar
    Sharma, Rajiv
    IETE JOURNAL OF RESEARCH, 2023, 69 (10) : 7200 - 7207
  • [8] Ferroelectric Dual Material Gate All Around TFET Architecture for Enhanced Electrical Performance
    Mishra, Varun
    Verma, Yogesh Kumar
    Verma, Prateek Kishor
    Gupta, Santosh Kumar
    IEEE INDICON: 15TH IEEE INDIA COUNCIL INTERNATIONAL CONFERENCE, 2018,
  • [9] Core-Shell Dual-Gate Nanowire Synaptic Transistor with Short/Long-Term Plasticity
    Ansari, Md Hasan Raza
    Kim, Daehwan
    Cho, Seongjae
    Lee, Jong-Ho
    Park, Byung-Gook
    2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,
  • [10] Core-Shell Dual-Gate Nanowire Charge-Trap Memory for Synaptic Operations for Neuromorphic Applications
    Ansari, Md Hasan Raza
    Kannan, Udaya Mohanan
    Cho, Seongjae
    NANOMATERIALS, 2021, 11 (07)