Impact of configurable processor in parallel architecture for document management.

被引：0

作者：

Vagnier, S ^{[1
]}

Essafi, H ^{[1
]}

Mérigot, A ^{[1
]}

机构：

[1] CEA, LETI, DEIN SLA, F-91191 Gif Sur Yvette, France

来源：

PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V | 2000年

关键词：

configurable processor; parallel machine; documents management;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

With the recent developments in multimedia and telecommunication technologies, content-based information retrieval is becoming increasingly important support for various areas such as digital libraries, interactive video,... The algorithms involved in real multimedia application need to handle, as quickly as possible, a large volume of data that is a time consuming which can limit the impact of this application. In this paper we describe a system, based on a configurable processor, designed to accelerate the indexing document information (text, images, table...). The architecture is suitable for European STRETCH project (Storage and RETrieval by Content of imaged documents).

引用

页码：2199 / 2204

页数：6

共 50 条

[1] A configurable processor network for Document Management.
Vagnier, S
Essafi, H
Mérigot, A
[J]. 5TH INTERNATIONAL WORKSHOP ON COMPUTER ARCHITECTURES FOR MACHINE PERCEPTION, PROCEEDINGS, 2000, : 232 - 239
[2] Configurable processor network for document management
Vagnier, Sebastien
Essafi, Hassane
Merigot, Alain
[J]. Computer Architectures for Machine Perception, Proceedings (CAMP), 2000, : 232 - 239
[3] A software-configurable processor architecture
Gonzalez, Ricardo E.
[J]. IEEE MICRO, 2006, 26 (05) : 42 - 51
[4] A bus architecture centric configurable processor system
Winegarden, S
[J]. PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 627 - 630
[5] A re-configurable architecture - Radio processor
Liao, IT
Lee, TH
Kang, CC
Shih, CH
Tsai, JC
Lai, HC
Shen, JH
Liu, CW
[J]. 2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 200 - 203
[6] Configurable multi-processor architecture and its processor element design
Nishimura, Tsutomu
Miki, Takuji
Sugiura, Hiroaki
Matsumoto, Yuki
Kobayashi, Masatsugu
Kato, Toshiyuki
Eda, Tsutomu
Yamauchi, Hironori
[J]. ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 124 - +
[7] Enhanced Configurable Parallel Memory Architecture
Vanne, J
Aho, E
Kuusilinna, K
Hämäläinen, T
[J]. EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS: ARCHITECTURES, METHODS AND TOOLS, 2002, : 28 - 35
[8] Fast parallel CRC algorithm and implementation on a configurable processor
Ji, HM
Killian, E
[J]. 2002 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-5, CONFERENCE PROCEEDINGS, 2002, : 1813 - 1817
[9] A configurable modular test processor and scan controller architecture
Frost, R.
Rudolph, D.
Galke, C.
Kothe, R.
Vierhaus, H. T.
[J]. 13TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM PROCEEDINGS, 2007, : 277 - 282
[10] Design of a configurable embedded processor architecture for DSP functions
Yue, H
Lai, MC
Dai, K
Wang, ZY
[J]. 11TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS WORKSHOPS, VOL II, PROCEEDINGS,, 2005, : 27 - 31

← 1 2 3 4 5 →