100 nm-MOSFET model for circuit simulation: Challenges and solutions

被引：0
|
作者：
Miura-Mattausch, M [1 ]
Ueno, H
Mattausch, HJ
Morikawa, K
Itoh, S
Kobayashi, A
Masuda, H
机构：
[1] Hiroshima Univ, Grad Sch Adv Sci Matter, Higashihiroshima 7398526, Japan
[2] Hiroshima Univ, Res Ctr Nanodevices & Syst, Higashihiroshima 7398526, Japan
[3] Semicond Technol Acad Res Ctr, Yokohama, Kanagawa 2220033, Japan
来源：
IEICE TRANSACTIONS ON ELECTRONICS | 2003年 / E86C卷 / 06期
关键词：
MOSFET model; surface potential; device phenomena; RF applications;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The key elements of sub-100nm MOSFET modeling for circuit simulation are accurate representation of new physical phenomena arising from advancing technologies and numerical efficacy. We summarize the history of MOSFET modeling, and address difficulties faced by conventional methods. The advantage of the surface-potential-based approach will be emphasized. Perspectives for next generations will be also discussed.
引用
收藏
页码：1009 / 1021
页数：13
相关论文
共 50 条
  • [1] An accurate MOSFET aging model for 28 nm integrated circuit simulation
    Tudor, Bogdan
    Wang, Joddy
    Chen, Zhaoping
    Tan, Robin
    Liu, Weidong
    Lee, Frank
    MICROELECTRONICS RELIABILITY, 2012, 52 (08) : 1565 - 1570
  • [2] An improved MOSFET model for circuit simulation
    Joardar, K
    Gullapalli, KK
    McAndrew, CC
    Burnham, ME
    Wild, A
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (01) : 134 - 148
  • [3] Improved MOSFET model for circuit simulation
    Motorola, Mesa, United States
    IEEE Trans Electron Devices, 1 (134-148):
  • [4] Simulation of 100nm SOI MOSFET with FINFET structure
    Liu, EF
    Lin, CH
    Liu, XY
    Han, RQ
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 883 - 886
  • [5] MOSFET SUBSTRATE CURRENT MODEL FOR CIRCUIT SIMULATION
    ARORA, ND
    SHARMA, MS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (06) : 1392 - 1398
  • [6] A DEPLETION MODE MOSFET MODEL FOR CIRCUIT SIMULATION
    DIVEKAR, DA
    DOWELL, RI
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1984, 3 (01) : 80 - 87
  • [7] MODEL SELECTION FOR SOI MOSFET CIRCUIT SIMULATION
    FOSSUM, JG
    VEERARAGHAVAN, S
    FITZPATRICK, D
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (04) : 541 - 544
  • [8] MOSFET modeling beyond 100nm technology: Challenges and perspectives
    Miura-Mattausch, M
    SISPAD: 2005 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2005, : 1 - 6
  • [9] Mosfet modeling gets physical - Toward sub-100-nm MOSFET models for circuit simulation that accurately represent new physical phenomena
    Miura-Mattausch, M
    Mattausch, J
    Arora, N
    Yang, C
    IEEE CIRCUITS & DEVICES, 2001, 17 (06): : 29 - 36
  • [10] Simulation of 100nm Vertical Replacement Gate (VRG) MOSFET
    Ooi, P. K.
    Ibrahim, K.
    Aziz, A. Abdul
    Rashid, M.
    PROGRESS OF PHYSICS RESEARCH IN MALAYSIA, PERFIK2009, 2010, 1250 : 113 - 116
12345