共 35 条
- [2] A New Algorithm for Carry-Free Addition of Binary Signed-Digit Numbers [J]. 2014 IEEE 22ND ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2014), 2014, : 44 - 51
- [3] Reviewing High-Radix Signed-Digit Adders [J]. IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (05) : 1502 - 1505
- [4] Design and synthesis of a carry-free signed-digit decimal adder [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1089 - 1092
- [5] Improved Design of High-Radix Signed-Digit Adders [J]. 2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 107 - 110
- [6] Design of Approximate High-Radix Dividers by Inexact Binary Signed-Digit Addition [J]. PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 293 - 298
- [7] Carry-free full-symbol one-step modified signed-digit addition [J]. APPLIED OPTICS, 2017, 56 (35) : 9620 - 9628
- [9] Classified one-step high-radix signed-digit arithmetic units [J]. OPTICAL ENGINEERING, 1998, 37 (08) : 2324 - 2333
- [10] Maximally Redundant High-Radix Signed-Digit Adder: New Algorithm and Implementation [J]. 2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 97 - +