共 50 条
- [1] Reviewing High-Radix Signed-Digit Adders [J]. IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (05) : 1502 - 1505
- [2] Design of Approximate High-Radix Dividers by Inexact Binary Signed-Digit Addition [J]. PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 293 - 298
- [4] Classified one-step high-radix signed-digit arithmetic units [J]. OPTICAL ENGINEERING, 1998, 37 (08) : 2324 - 2333
- [5] Maximally Redundant High-Radix Signed-Digit Adder: New Algorithm and Implementation [J]. 2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 97 - +
- [6] High Performance Signed-Digit Decimal Adders [J]. 2009 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY, 2009, : 249 - 253
- [8] A Family of High Radix Signed Digit Adders [J]. 2011 20TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH-20), 2011, : 112 - 120
- [9] One-step high-radix signed-digit arithmetic units based on classified joint spatial encoding [J]. PROCEEDINGS OF THE IEEE 1998 NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE, 1998, : 513 - 520
- [10] A Unified Signed-Digit Adder for High-Radix Modular Exponentiation on GF(p) and GF(2P) [J]. PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 683 - +