Back bias impact on effective mobility of p-type nanowire SOI MOSFETs

被引:0
|
作者
Paz, Bruna Cardoso [1 ]
Casse, Mikael [2 ]
Barraud, Sylvain [2 ]
Reimbold, Gilles [2 ]
Vinet, Maud [2 ]
Faynot, Olivier [2 ]
Pavanello, Marcelo Antonio [1 ]
机构
[1] Ctr Univ FEI, Dept Elect Engn, Sao Bernardo Do Campo, Brazil
[2] Univ Grenoble Alpes, CEA, LETI, F-38000 Grenoble, France
基金
巴西圣保罗研究基金会;
关键词
nanowire; SOI; back bias; mobility; tridimensional numerical simulations; TRI-GATE; EXTRACTION; PERFORMANCE; TRIGATE;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work we investigated the impact of back bias on the effective mobility of p-type Omega-gate nanowire SOI MOSFETs. Evaluation is performed through both measurements and 3D numerical simulations. Electrostatic potential, electric field and holes density are studied through simulations to explain transconductance degradation with back bias increase. Holes mobility linear dependence on back bias is found to be related to the inversion channel density and its position along the silicon thickness. Besides, this work also sheds light on the dependence of the drain current in vertically stacked NW with back bias, as its behavior is determined by the bottom Omega-gate level.
引用
收藏
页数:4
相关论文
共 50 条
  • [31] AN ANALYTICAL BACK GATE BIAS DEPENDENT SUBTHRESHOLD SWING MODEL FOR ACCUMULATION-MODE P-CHANNEL SOI MOSFETS
    NIU, GF
    RUAN, G
    SOLID-STATE ELECTRONICS, 1995, 38 (10) : 1805 - 1810
  • [32] HOLE MOBILITY IN P-TYPE HGTE
    DZIUBA, Z
    SZLENK, K
    JOURNAL OF PHYSICS AND CHEMISTRY OF SOLIDS, 1984, 45 (01) : 97 - 103
  • [33] Negative bias temperature instability in SOI-like p-type metal oxide semiconductor devices
    Li, Lijie
    Shan, Chan
    Wang, Ying
    Luo, Xin
    MICRO & NANO LETTERS, 2018, 13 (08) : 1151 - 1154
  • [34] p-Type Nanowire Schottky Barrier MOSFETs: Comparative Study of Ge- and Si-Channel Devices
    Choi, Wonchul
    Lee, Jaehyun
    Shin, Mincheol
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (01) : 37 - 43
  • [35] Impacts of Back Gate Bias Stressing on Device Characteristics for Extremely Thin SoI (ETSoI) MOSFETs
    Tang, Zhaoyun
    Tang, Bo
    Zhao, Lichuan
    Wang, Guilei
    Xu, Jing
    Xu, Yefeng
    Wang, Hongli
    Wang, Dahai
    Li, Junfeng
    Lin, Fujiang
    Yan, Jiang
    Zhao, Chao
    Ye, Tianchun
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (03) : 303 - 305
  • [36] Extraction of the Back Channel Mobility in SOI Nanowire MOS Transistors under Substrate Biasing
    Bergamaschi, Flavio E.
    Wirth, Gilson, I
    Barraud, Sylvain
    Casse, Mikael
    Vinet, Maud
    Faynot, Olivier
    Pavanello, Marcelo A.
    2022 IEEE LATIN AMERICAN ELECTRON DEVICES CONFERENCE (LAEDC), 2022,
  • [37] Experimental study of mobility in [110]- and [100]-directed multiple silicon nanowire GAA MOSFETs on (100) SOI
    Chen, Jiezhi
    Saraya, Takuya
    Miyaji, Kousuke
    Shimizu, Ken
    Hiramoto, Toshiro
    2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 25 - 26
  • [38] Impact of the Effective Mass on the Mobility in Si Nanowire Transistors
    Medina-Bailon, Cristina
    Sadi, Toufik
    Nedjalkov, Mihail
    Lee, Jaehyun
    Berrada, Salim
    Carrillo-Nunez, Hamilton
    Georgiev, Vihar P.
    Selberherr, Siegfried
    Asenov, Asen
    2018 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2018), 2018, : 297 - 300
  • [39] EFFECTIVE MOBILITY OF ELECTRONS IN SURFACE-LAYER OF SEMIINSULATING AND P-TYPE INP SUBSTRATES
    TAKAGI, S
    SUGANO, T
    JOURNAL OF APPLIED PHYSICS, 1987, 62 (06) : 2387 - 2391
  • [40] The impact of neutral impurity concentration on charge drift mobility in p-type germanium
    Mei, H.
    Mei, D. -M.
    Wang, G. -J.
    Yang, G.
    JOURNAL OF INSTRUMENTATION, 2016, 11