Analysis of Parasitic Capacitance and Performance in Gate-All-Around and Tri-Gate Channel Vertical FET

被引：0
|
作者：
Seo, Youngsoo [1 ]
Kang, Myounggon [2 ]
Shin, Hyungcheol [1 ]
机构：
[1] Seoul Natl Univ, Dept Elect Engn & Comp Sci, Seoul 151742, South Korea
[2] Korea Natl Univ Transportat, Dept Elect Engn, Chungju City 380702, South Korea
来源：
2017 SILICON NANOELECTRONICS WORKSHOP (SNW) | 2017年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The parasitic capacitances in Vertical FET(VFET) are investigated. Vertical device has additional parasitic capacitance compared with lateral device because of deeply contacted drain metal. This parasitic capacitance degrades the performance of the device. In this study, tri-gate channel WET which eliminates the additional parasitic capacitance without broadening the device area is proposed.
引用
收藏
页码：63 / 64
页数：2
相关论文
共 50 条
  • [1] Impact of Gate Asymmetry on Gate-All-Around Silicon Nanovvire Transistor Parasitic Capacitance
    Dong, Xiaoqiao
    Yang, Yuancheng
    Chen, Gong
    Sun, Shuang
    Cai, Qifeng
    Li, Xiaokang
    An, Xia
    Xu, Xiaoyan
    Zhang, Wanrong
    Li, Ming
    [J]. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 296 - 298
  • [2] Impact of Device Parameters on the Threshold Voltage of Double-Gate, Tri-Gate and Gate-All-Around MOSFETs
    Jha, Shankaranand
    Choudhary, Santosh Kumar
    [J]. PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 596 - 599
  • [3] Simulation of the effect of parasitic channel height on characteristics of stacked gate-all-around nanosheet FET
    Choi, Yunho
    Lee, Kitae
    Kim, Kyoung Yeon
    Kim, Sihyun
    Lee, Junil
    Lee, Ryoongbin
    Kim, Hyun-Min
    Song, Young Suh
    Kim, Sangwan
    Lee, Jong-Ho
    Park, Byung-Gook
    [J]. SOLID-STATE ELECTRONICS, 2020, 164 (164)
  • [4] Parasitic Capacitance Model for Stacked Gate-All-Around Nanosheet FETs
    Sharma, Sanjay
    Sahay, Shubham
    Dey, Rik
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) : 37 - 45
  • [5] Tunability of Parasitic Channel in Gate-All-Around Stacked Nanosheets
    Barraud, S.
    Previtali, B.
    Lapras, V.
    Vizioz, C.
    Hartmann, J. -M.
    Martinie, S.
    Lacord, J.
    Casse, M.
    Dourthe, L.
    Loup, V.
    Romano, G.
    Rambal, N.
    Chalupa, Z.
    Bernier, N.
    Audoit, G.
    Jannaud, A.
    Delaye, V.
    Balan, V.
    Rozeau, O.
    Ernst, T.
    Vinet, M.
    [J]. 2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,
  • [6] High-Performance Vertical Gate-All-Around Silicon Nanowire FET With High-κ/Metal Gate
    Zhai, Yujia
    Mathew, Leo
    Rao, Rajesh
    Palard, Marylene
    Chopra, Sonali
    Ekerdt, John G.
    Register, Leonard F.
    Banerjee, Sanjay K.
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (11) : 3896 - 3900
  • [7] Impact of channel and spacer engineering on DC and RF performance of Gate-all-around FET
    Zhou, Zhen
    Sun, Ya-Bin
    Li, Xiao-Jin
    Shi, Yan-Ling
    Chen, Shou-Mian
    Hu, Shao-Jian
    Guo, Ao
    [J]. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 15 - 17
  • [8] Modeling and analysis of gate-all-around silicon nanowire FET
    Chen, Xiangchen
    Tan, Cher Ming
    [J]. MICROELECTRONICS RELIABILITY, 2014, 54 (6-7) : 1103 - 1108
  • [9] Study of Circuits Based on SOI-vertical Gate-All-Around FET
    Jayachandran, Remya
    Komaragiri, Rama S.
    Subramaniam, P. C.
    [J]. IEEE INDICON: 15TH IEEE INDIA COUNCIL INTERNATIONAL CONFERENCE, 2018,
  • [10] Effect of Gate Bias on Graphene Channel of G4-FET and Gate-All-Around MOSFET
    Alam, Md. Rakibul
    Rahman, Hamidur
    [J]. 2018 10TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2018, : 50 - 53
12345