Implementation of high performance Advanced Encryption Standard-128 for WiMAX Application on FPGA

被引:0
|
作者
Ahmad, Rafidah [1 ]
Ismail, Widad [2 ]
机构
[1] Univ Sains Malaysia, Collaborat MicroElect Design Excellence Ctr CEDEC, Engn Campus, Nibong Tebal 14300, Penang, Malaysia
[2] Univ Sains Malaysia, Sch Elect & Elect Engn, Auto ID Lab, Nibong Tebal 14300, Penang, Malaysia
关键词
worldwide interoperability for microwave access; advanced encryption standard; field programmable gate array; perPrmance; power;
D O I
暂无
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
Worldwide interoperability for microwave access (WiMAX) which is also known as IEEE 802.16 standard for broadband wireless access continues to gain popularity as a technology with a significant market potential. This development makes wireless security a very serious concern. Advanced encryption standard (AES) has been widely used for protection in WiMAX application. This study focuses on the implementation of high performance AES-128 algorithm with 128 -bit cipher key on field programmable gate array (FPGA) in terms of architectural and throughput differences as well as power consumption rates. Three different A ES -128 designs, including the proposed AES-128 design, are introduced and evaluated. Xilinx Virtex5 FPGA is utilized for implementation and verification purposes. Results show that with Virtex5 FPGA, the proposed AES-128 design reduces the slices by 2% and increases the throughput by 95% compared with the reference designs. The proposed AES-128 design also reduces total power consumption by 6% with Virtex5 FPGA.
引用
收藏
页码:262 / 267
页数:6
相关论文
共 50 条
  • [41] On the propagation of faults and their detection in a hardware implementation of the advanced encryption standard
    Bertoni, G
    Breveglieri, L
    Koren, I
    Maistri, P
    Piuri, V
    [J]. IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2002, : 303 - 312
  • [42] A flexible System-on-a-Chip implementation of the Advanced Encryption Standard
    Carnevale, Berardino
    Baldanzi, Luca
    Pilato, Luca
    Fanucci, Luca
    [J]. 2016 20TH INTERNATIONAL CONFERENCE ON SYSTEM THEORY, CONTROL AND COMPUTING (ICSTCC), 2016, : 156 - 161
  • [43] A PIPELINED IMPLEMENTATION OF THE GROSTL HASH ALGORITHM AND THE ADVANCED ENCRYPTION STANDARD
    Guo, Kai
    Heys, Howard M.
    [J]. 2013 26TH ANNUAL IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2013, : 662 - 665
  • [44] Efficient modeling and implementation of advanced encryption standard using SystemC
    Painkras, E
    [J]. PROCEEDINGS OF THE FOURTH IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY, 2004, : 85 - 89
  • [45] Implementation of DES Encryption Algorithm Based on FPGA and Performance Analysis
    Lian, JiHong
    Chen, Kai
    [J]. MECHANICAL AND ELECTRONICS ENGINEERING III, PTS 1-5, 2012, 130-134 : 2953 - +
  • [46] Implementation of Advance Encryption Standard algorithm on FPGA for the protection of Remote Sensing Satellite
    Khan, Muhammad Irshan
    Shah, Syed Musaddiq Ali
    [J]. PROCEEDINGS OF 2010 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY (ICCSIT 2010), VOL 5, 2010, : 147 - 151
  • [47] FPGA Implementation of PingPong-128 Stream Cipher for Ubiquitous Application
    Choudhury, Amlan Jyoti
    Lim, Hyotaek
    Lee, Hoon Jae
    [J]. 2011 6TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND CONVERGENCE INFORMATION TECHNOLOGY (ICCIT), 2012, : 627 - 630
  • [48] A High Performance and Robust FPGA Implementation of a Driver State Monitoring Application
    Christakos, P.
    Petrellis, N.
    Mousouliotis, P.
    Keramidas, G.
    Antonopoulos, C. P.
    Voros, N.
    [J]. SENSORS, 2023, 23 (14)
  • [49] High Throughput Architecture for the Advanced Encryption Standard Algorithm
    Hesham, Salma
    Abd El Ghany, Mohamed A.
    Hofmann, Klaus
    [J]. PROCEEDINGS OF THE 2014 IEEE 17TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2014, : 167 - 170
  • [50] A parity code based fault detection for an implementation of the Advanced Encryption Standard
    Bertoni, G
    Breveglieri, L
    Koren, I
    Maistri, P
    Piuri, V
    [J]. 17TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2002, : 51 - 59