Design of a Conditional Sum Adder Based on Multiple-Valued Logic

被引：0

作者：

Wu Haixia ^{[1
]}

Zhong Shunan ^{[1
]}

Qu Xiaonan ^{[1
]}

Xia Qianbin ^{[1
]}

Cheng Yueyang ^{[1
]}

机构：

[1] Beijing Inst Technol, Sch Informat & Elect, Beijing 100081, Peoples R China

来源：

2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC) | 2011年

关键词：

Multiple-valued logic; Multiple-valued current-mode; Conditional sum addition;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In order to improve the performance of arithmetic VLSI system, a kind of multiple-valued current-mode (MVCM) circuitry based on dynamic source-coupled logic is presented. Using the circuitry, a 4-quatrit quaternary adder based on conditional sum algorithm is proposed, which implements 8-bit addition operation. The use of conditional sum logic improves the speed of calculating. The design is evaluated by HSPICE simulation in 0.18 mu m CMOS technology with the supply voltage of 1.8V, and the simulation shows that its power dissipation is 2.8mW, the delay of sum is 0.689ns, and the transistor counts is 636. The combination of MVCM circuits and relevant algorithms seems to be a solution for high performance arithmetic and logic units in VLSI system.

引用

页码：810 / 813

页数：4

共 50 条

[31] AN ALGEBRA FOR MULTIPLE-VALUED LOGIC SYSTEMS
DEVGAN, A
[J]. JOURNAL OF THE INSTITUTION OF ELECTRONICS AND TELECOMMUNICATION ENGINEERS, 1994, 40 (2-3): : 85 - 91
[32] OPTOELECTRONIC MULTIPLE-VALUED LOGIC IMPLEMENTATION
LIU, ST
LI, CF
WU, J
LIU, YD
[J]. OPTICS LETTERS, 1989, 14 (14) : 713 - 715
[33] Representation of multiple-valued logic functions
[J]. Stankovíc, R.S, 1600, Morgan and Claypool Publishers (37):
[34] Implicit Expressibility in Multiple-Valued Logic
S. S. Marchenkov
[J]. Moscow University Computational Mathematics and Cybernetics, 2022, 46 (3) : 149 - 155
[35] Multiple-valued logic as a new computing paradigm - A brief survey of Higuchi's research on multiple-valued logic
Kameyama, M
Hanyu, T
Aoki, T
[J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2005, 11 (5-6) : 407 - 436
[36] MULTIPLE-VALUED LOGIC - A TUTORIAL AND APPRECIATION
SMITH, KC
[J]. COMPUTER, 1988, 21 (04) : 17 - 27
[37] MULTIPLE-VALUED LOGIC MEMORY CIRCUIT
CURRENT, KW
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 78 (03) : 547 - 555
[38] MULTIPLE-VALUED LOGIC - INTRODUCTION AND OVERVIEW
VRANESIC, ZG
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1977, 26 (12) : 1181 - 1182
[39] Multiple-Valued Reversible Logic Circuits
De Vos, Alexis
Van Rentergem, Yvan
[J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2009, 15 (5-6) : 489 - 505
[40] CONDITIONAL-SUM EARLY COMPLETION ADDER LOGIC
MARTIN, NM
HUFNAGEL, SP
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1980, 29 (08) : 753 - 756

← 1 2 3 4 5 →