共 50 条
- [1] Low-power bus encoding with crosstalk delay elimination [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (02): : 93 - 100
- [2] Resource-constrained low-power bus encoding with crosstalk delay elimination [J]. ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 835 - 838
- [4] Low power bus encoding with crosstalk delay elimination [J]. 15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 389 - 393
- [5] An efficient low-power bus architecture [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1864 - 1867
- [6] Low power system on chip bus encoding scheme with crosstalk noise reduction capability [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (02): : 101 - 108