65 nm CMOS receiver with 4.2 dB NF and 66 dB gain for 60 GHz applications

被引:3
|
作者
Wang, N. Y. [1 ]
Wu, H. [1 ]
Liu, J. Y. C. [1 ]
Chang, M. -C. F. [1 ]
机构
[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA
关键词
D O I
10.1049/el.2010.3094
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A direct conversion receiver for 60 GHz applications is fabricated in 65 nm CMOS. It consists of three low-noise amplifier gain stages, an RF mixer, a lowpass filter and a three-stage programmable gain amplifier. An overall minimum noise figure (NF) of 4.2 dB and maximum gain of 66 dB is achieved by the receiver occupying a core area of 0.26 mm(2) while drawing 36 mA of current from a 1 V supply.
引用
收藏
页码:15 / 16
页数:2
相关论文
共 50 条
  • [41] An Embedded 200 GHz Power Amplifier with 9.4 dBm Saturated Power and 19.5 dB Gain in 65 nm CMOS
    Bameril, Hadi
    Momeni, Omeed
    2020 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2020, : 191 - 194
  • [42] A 190-217-GHz Frequency Multiplier Chain With 13.2 dB Conversion Gain in 65-nm CMOS
    Guo, Hao
    Guo, Kaizhe
    Lin, Zhicheng
    Shum, Kam Man
    Chan, Chi Hou
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (12) : 4859 - 4863
  • [43] A 1V 18 dBm 60GHz Power Amplifier with 24dB Gain in 65nm LP CMOS
    Chen, Linhui
    Li, Lianming
    Cui, Tie Jun
    2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012), 2012, : 13 - 15
  • [44] A 1.2V 20 dBm 60 GHz Power Amplifier with 32.4 dB Gain and 20 % Peak PAE in 65nm CMOS
    Larie, Aurelien
    Kerherve, Eric
    Martineau, Baudouin
    Knopik, Vincent
    Belot, Didier
    PROCEEDINGS OF THE 40TH EUROPEAN SOLID-STATE CIRCUIT CONFERENCE (ESSCIRC 2014), 2014, : 175 - +
  • [45] A 125.5-157 GHz 8 dB NF and 16 dB of Gain D-band Low Noise Amplifier in CMOS SOI 45 nm
    Hamani, Abdelaziz
    Siligaris, Alexandre
    Blampey, Benjamin
    Dehos, Cedric
    Jimenez, Jose Luis Gonzalez
    PROCEEDINGS OF THE 2020 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2020, : 197 - 200
  • [46] A 18-33 GHz CMOS LNA with 26.7 dB peak gain and 2.8 dB minimum NF for K/Ka-band applications
    Luo, Jiang
    Shen, Yi
    Peng, Yao
    Cheng, Qiang
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 177
  • [47] A 110-125 GHz 27.5 dB Gain Low-power I/Q Receiver Front-end in 65 nm CMOS Technology
    Lee, Chae Jun
    Kang, Dong Min
    Kim, Joon Hyung
    Byeon, Chul Woo
    Park, Chul Soon
    2018 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM - IMS, 2018, : 599 - 602
  • [48] 8 mA, 3.8 dB NF, 40 dB gain CMOS front-end for GPS applications
    Svelto, F.
    Deantoni, S.
    Montagna, G.
    Castello, R.
    Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers, 2000, : 279 - 283
  • [49] A 55-64-GHz Low-Power Small-Area LNA in 65-nm CMOS With 3.8-dB Average NF and ∼12.8-dB Power Gain
    Yaghoobi, Majid
    Yavari, Mohammad
    Kashani, Milad Haghi
    Ghafoorifard, Hassan
    Mirabbasi, Shahriar
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2019, 29 (02) : 128 - 130
  • [50] A 2.5-GHz 4.2-dB NF Direct ΔΣ Receiver with a Frequency-Translating Integrator
    Englund, Mikko
    Ostman, Kim B.
    Viitala, Olli
    Kaltiokallio, Mikko
    Stadius, Kari
    Ryynanen, Jussi
    Koli, Kimmo
    PROCEEDINGS OF THE 40TH EUROPEAN SOLID-STATE CIRCUIT CONFERENCE (ESSCIRC 2014), 2014, : 371 - +