Correlation method based mask to mask overlay metrology for 32nm node and beyond

被引:2
|
作者
Seidel, D. [1 ]
Arnz, M. [2 ]
Beyer, D. [1 ]
机构
[1] Carl Zeiss SMS GmbH, D-07745 Jena, Germany
[2] Carl Zeiss SMT AG, D-73447 Oberkochen, Germany
关键词
photomask metrology; registration; mask to mask overlay; second layer alignment; image analysis;
D O I
10.1117/12.896899
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
The new photomask registration and overlay metrology system PROVE (TM) at Carl Zeiss has been developed and already delivered to customers to meet the increased industry requirements for pattern registration tools in terms of resolution and in-die measurement capability. Main drivers of the tool performance specifications are double exposure and double patterning approaches which will help to extend the 193nm lithography platforms while keeping the semiconductor industry conform to ITRS roadmap requirements. To guarantee the demanding tool performance, PROVE (TM) features highly stable hardware components for the stage and environmental control. Moreover, sophisticated image analysis algorithms as for instance correlation methods have been developed to overcome limitations of standard approaches. In this paper we focus on mask-to-mask overlay metrology as one of the critical components of modern lithography. To achieve the challenging requirements with the PROVE (TM) tool, an overlay reproducibility budget is prepared that takes into account stage, image analysis and global effects like mask loading and environmental control. The corresponding parts of the budget are quantified by means of PROVE (TM) overlay measurements, performed on typical box-in-frame structures. This allows the identification of critical error contributions and the corresponding improvement strategies. In particular, it will be shown, that the new developed correlation methods of PROVE (TM) will significantly reduce image analysis and camera noise contributions.
引用
收藏
页数:13
相关论文
共 50 条
  • [41] Advanced mask-to-mask overlay analysis for next generation technology node reticles
    Roeth, Klaus-Dieter
    Laske, Frank
    Schmidt, Karl-Heinrich
    Adam, Dieter
    Ache, Oliver
    Ilsen, David
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XVII, 2010, 7748
  • [42] Lithography challenges for 32nm technologies and beyond
    Sivakumar, S.
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 728 - 731
  • [43] Design and Technology Interaction Beyond 32nm
    Clinton, Michael
    Bittlestone, Clive
    Girishankar, G.
    Le, Viet
    Menezes, Vinod
    2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
  • [44] Lithography beyond 32nm - A role for imprint?
    Melliar-Smith, Mark
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXI, PTS 1-3, 2007, 6518 : XXIII - XXXVI
  • [45] Lithography beyond 32nm - A role for imprint?
    Melliar-Smith, Mark
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION, 2007, 6521 : XIII - XXVI
  • [46] Lithography beyond 32nm - A role for imprint?
    Melliar-Smith, Mark
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXIV, 2007, 6519
  • [47] In-Die Mask Registration Measurement on 28nm Node and Beyond
    Chen, Shen Hung
    Cheng, Yung Feng
    Chen, Ming Jui
    PHOTOMASK TECHNOLOGY 2013, 2013, 8880
  • [48] Development and Characterization of a Thinner Binary Mask Absorber for 22 nm node and Beyond
    Faure, Tom
    Badger, Karen
    Kindt, Louis
    Kodera, Yutaka
    Komizo, Toru
    Kondo, Shinpei
    Mizoguchi, Takashi
    Nemoto, Satoru
    Seki, Kazunori
    Senna, Tasuku
    Wistrom, Richard
    Zweber, Amy
    Nishikawa, Kazuhiro
    Inazuki, Yukio
    Yoshikawa, Hiroki
    PHOTOMASK TECHNOLOGY 2010, 2010, 7823
  • [49] Simulation study of multiple FIN FinFET design for 32nm technology node and beyond
    Wang, Xinlin
    Bryant, Andres
    Dokumaci, Omer
    Oldiges, Phil
    Haensch, Wilfried
    SISPAD 2007: SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2007, 2007, : 125 - +
  • [50] Mask inspection technology for 65nm (hp) technology node and beyond
    Tojo, T
    Hirano, R
    Inoue, H
    Imai, S
    Yoshioka, N
    Ohira, K
    Chung, DH
    Terasawa, T
    Characterization and Metrology for ULSI Technology 2005, 2005, 788 : 457 - 467