Self-positioning digital window comparators for mixed-signal DfT

被引:0
|
作者
De Venuto, D [1 ]
Ohletz, MJ [1 ]
Riccò, B [1 ]
机构
[1] Politecn Bari, DEE, Bari, Italy
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The use of simple digital window comparators for the on-chip evaluation of analogue signals is described. It is shown that a window can be created by choosing different gate input configurations. The potential problem of lot-to-lot variation of the comparator window position can be compensated by an on-chip repositioning technique. The components for the implementation comprise of a reference comparator and the evaluation comparators that are described along with the implementation of the technique. It is shown, that this technique allows the automatic lot condition adjustment for the evaluation comparator windows. The technique can optionally provide lot condition diagnostics for the test record as well as diagnosis of the actual window selection of the evaluation comparator.
引用
收藏
页码:438 / 443
页数:6
相关论文
共 50 条
  • [1] Design of digital window comparators and their implementation within mixed-signal DfT schemes
    De Venuto, D
    Ohletz, MJ
    Riccò, B
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 35 (2-3) : 157 - 168
  • [2] Design of Digital Window Comparators and their Implementation within Mixed-Signal DfT Schemes
    Daniela De Venuto
    Michael J. Ohletz
    Bruno Riccò
    [J]. Analog Integrated Circuits and Signal Processing, 2003, 35 : 157 - 168
  • [3] Automatic repositioning technique for digital cell based window comparators and implementation within mixed-signal DfT schemes
    De Venuto, D
    Ohletz, MJ
    Riccò, B
    [J]. 4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 431 - 437
  • [4] Digital window comparator DfT scheme for mixed-signal ICs
    De Venuto, D
    Ohletz, MJ
    Riccò, B
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (02): : 121 - 128
  • [5] Digital Window Comparator DfT Scheme for Mixed-Signal ICs
    Daniela De Venuto
    Michael J. Ohletz
    Bruno Riccò
    [J]. Journal of Electronic Testing, 2002, 18 : 121 - 128
  • [6] On-chip signal level evaluation for mixed-signal ICs using digital window comparators
    De Venuto, D
    Ohletz, MJ
    Ricco, B
    [J]. ETW 2001: IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2001, : 68 - 72
  • [7] An overview of mixed-signal DFT
    Sunter, S
    [J]. EE-EVALUATION ENGINEERING, 1998, 37 (09): : 112 - +
  • [8] Mixed-signal DFT: On its way
    Kaminska, B
    [J]. EE-EVALUATION ENGINEERING, 2000, 39 (03): : 30 - +
  • [9] Case Studies of Mixed-Signal DFT
    Datta, Ramyanshu
    Warhadpande, Mahit
    Heaton, Dale
    Aarthi, S.
    Jonnavithula, Ram
    [J]. PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 582 - 589
  • [10] MIXED-SIGNAL DFT - NOT A POINT SOLUTION
    OHR, S
    [J]. COMPUTER DESIGN, 1993, 32 (09): : 130 - &