Multi-functional floating-point MAF designs with dot product support

被引:15
|
作者
Gok, Mustafa [1 ]
Ozbilen, Metin Mete [2 ]
机构
[1] Cukurova Univ, Dept Elect & Elect Engn, TR-01330 Adana, Turkey
[2] Mersin Univ, Dept Comp Engn, TR-33342 Ciftlikkoy, Mersin, Turkey
关键词
floating-point multiply-add; dot-product; multi-precision;
D O I
10.1016/j.mejo.2007.11.001
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents multi-functional double-precision and quadruple-precision floating-point multiply-add fused (FPMAF) designs. The double-precision FPMAF design can execute adouble-precision floating-point multiply-add, or two single-precision floating-point multiplications, or a single-precision floating-point dot product. The quadruple-precision FPMAF can perform similar operations with quadruple, double and single precision operands. These architectures can perform a dot-product operation two times or more faster than a basic FPMAF design. The presented multi-functional designs are compared with basic double-precision and quadruple-precision FPMAF designs by ASIC syntheses. The syntheses results show that the proposed double-precision implementation has 8%more area than a standard double-precision FPMAF implementation, and the proposed quadruple-precision design has 12.5% more area than a standard quadruple-precision FPMAF. Both of the proposed designs have one more pipeline stage compared to the basic designs. (c) 2007 Elsevier Ltd. All rights reserved.
引用
收藏
页码:30 / 43
页数:14
相关论文
共 50 条
  • [1] Error estimation of floating-point summation and dot product
    Siegfried M. Rump
    [J]. BIT Numerical Mathematics, 2012, 52 : 201 - 220
  • [2] A Floating-Point Fused Dot-Product Unit
    Saleh, Hani H.
    Swartzlander, Earl E., Jr.
    [J]. 2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 427 - +
  • [3] Error estimation of floating-point summation and dot product
    Rump, Siegfried M.
    [J]. BIT NUMERICAL MATHEMATICS, 2012, 52 (01) : 201 - 220
  • [4] A Multi-functional Floating Point Multiplier
    Liu, De
    Wang, Mingjiang
    Wang, Yiwen
    Su, Hang
    [J]. 2015 IEEE 9TH INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION (ASID), 2015, : 56 - 60
  • [5] Improved Architectures for a Floating-Point Fused Dot Product Unit
    Sohn, Jongwook
    Swartzlander, Earl E., Jr.
    [J]. 2013 21ST IEEE SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH), 2013, : 41 - 48
  • [6] Customising floating-point designs
    Gaffar, AA
    Luk, W
    Cheung, PYK
    Shirazi, N
    [J]. 10TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2002, : 315 - 317
  • [7] A Fused Floating-Point Four-Term Dot Product Unit
    Sohn, Jongwook
    Swartzlander, Earl E., Jr.
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (03) : 370 - 378
  • [8] UNIVERSAL FUSED FLOATING-POINT DOT-PRODUCT UNIT (UFDP)
    Saleh, Hani H.
    Mohammad, Baker S.
    [J]. 2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
  • [9] Dual-Path Architecture of Floating-Point Dot Product Computation
    Yao Tao
    An Jianfeng
    Gao Deyuan
    Fan Xiaoya
    [J]. 2011 INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT), VOLS 1-4, 2012, : 2272 - 2276
  • [10] Automating customisation of floating-point designs
    Gaffar, AA
    Luk, W
    Cheung, PYK
    Shirazi, N
    Hwang, J
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 523 - 533