ADAPTIVE BLOCK LEVEL MANAGEMENT FOR HYBRID MAIN MEMORY

被引：0
|
作者：
Yang, Renhua [1 ]
Xue, Xiaoyong [1 ]
Xie, Yufeng [1 ]
Lin, Yinyin [1 ]
机构：
[1] Fudan Univ, ASIC & Syst State Key Lab, Shanghai 200433, Peoples R China
来源：
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT) | 2014年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper proposes a PCM hybrid main memory management scheme called APABL (Adaptive PRAM aware Block-based LRU). Proposed scheme takes DRAM as the first memory and PCM as the spare memory. Only data evicted from DRAM is to be written into PCM. Our scheme can reduce both the access times to PCM and SSD without performance loss. Thus, it can also benefit the mobile computer.
引用
收藏
页数：3
相关论文
共 50 条
  • [1] Shared Last-Level Cache Management and Memory Scheduling for GPGPUs with Hybrid Main Memory
    Wang, Guan
    Zang, Chuanqi
    Ju, Lei
    Zhao, Mengying
    Cai, Xiaojun
    Jia, Zhiping
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2018, 17 (04)
  • [2] Shared Last-level Cache Management for GPGPUs with Hybrid Main Memory
    Wang, Guan
    Cai, Xiaojun
    Ju, Lei
    Zang, Chuanqi
    Zhao, Mengying
    Jia, Zhiping
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 25 - 30
  • [3] Flexible Memory: A Novel Main Memory Architecture with Block-level Memory Compression
    Cao, Yanan
    Chen, Long
    Zhang, Zhao
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE AND STORAGE (NAS), 2015, : 285 - 294
  • [4] Write-back Aware Shared Last-level Cache Management for Hybrid Main Memory
    Zhang, Deshan
    Ju, Lei
    Zhao, Mengying
    Gao, Xiang
    Jia, Zhiping
    2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,
  • [5] Dynamic Memory Management for Hybrid DRAM-NVM Main Memory Systems
    Zhang, Yiming
    Zhan, Jinyu
    Yang, Junhuan
    Jiang, Wei
    Zhu, Li
    Tang, Xuefei
    Li, Lin
    2016 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS) - PROCEEDINGS, 2016, : 148 - 153
  • [6] Research on Optimizing Last Level Cache Performance for Hybrid Main Memory
    Zheng, Hua
    Ming, Zhong
    Qiu, Meikang
    Zhang, Xi
    SMART COMPUTING AND COMMUNICATION, SMARTCOM 2017, 2018, 10699 : 144 - 153
  • [7] A buffer management scheme for mobile computers with hybrid main memory and flash memory storages
    Department of Computer Engineering, Myongji University Nam-dong, Yongin, Gyeonggido, Korea, Republic of
    Ryu, Y. (ysryu@mju.ac.kr), 1600, Science and Engineering Research Support Society, Room 402, Man-Je Bld., 449-8, Ojung-Dong, Daedoek-Gu, Korea, Republic of (07):
  • [8] Main Memory Adaptive Denormalization
    Liu, Zezhou
    Idreos, Stratos
    SIGMOD'16: PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, 2016, : 2253 - 2254
  • [9] Adaptive main memory compression
    Tuduce, IC
    Gross, T
    USENIX ASSOCIATION PROCEEDINGS OF THE GENERAL TRACK: 2005 UNENIX ANNUAL TECHNICAL CONFERENCE, 2005, : 237 - 250
  • [10] A dynamic adaptive converter and management for PRAM-based main memory
    Choi, In-Sung
    Jang, Sung-In
    Oh, Chang-Hoon
    Weems, Charles C.
    Kim, Shin-Dug
    MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (6-7) : 554 - 561
12345