The effect of subsurface doping on gate oxide charging damage

被引:0
|
作者
Linder, BP [1 ]
En, WG
Cheung, NW
机构
[1] Univ Calif Berkeley, Berkeley, CA 94720 USA
[2] Silicon Genesis Corp, Campbell, CA 94088 USA
关键词
dielectric breakdown; plasma charging damage; plasma immersion ion implantation; plasma materials-processing applications; semiconductor device ion implantation; semiconductor process modeling;
D O I
10.1109/27.747880
中图分类号
O35 [流体力学]; O53 [等离子体物理学];
学科分类号
070204 ; 080103 ; 080704 ;
摘要
The effect of webs and substrate type on gate oxide charging damage during plasma processing, and more specifically plasma immersion ion implantation, is modeled, The simulation combines the equations governing the plasma currents and integrated circuit device models to determine the gate oxide stressing voltage during implantation. Depending on the substrate type and the surface potential (V-s), a depletion region may exist, reducing the gate oxide voltage, and hence the gate oxide damage, In addition, well structures, by the nature of their capacitance, modulate V-s, altering the oxide stressing voltage. For most PIII implant conditions, gate oxides with p-type channel doping mill be damaged more than those oxides with n-type channel doping. Experimental results confirm the substrate and well effects on plasma charging damage.
引用
收藏
页码:1628 / 1634
页数:7
相关论文
共 50 条
  • [31] Plasma charging damage of ultra-thin gate-oxide - the measurement dilemma
    Cheung, Kin P.
    Mason, Philip
    Hwang, David
    International Symposium on Plasma Process-Induced Damage, P2ID, Proceedings, 2000, : 10 - 13
  • [32] Plasma charging damage of ultra-thin gate-oxide - The measurement dilemma
    Cheung, KP
    Mason, P
    Hwang, D
    2000 5TH INTERNATIONAL SYMPOSIUM ON PLASMA PROCESS-INDUCED DAMAGE, 2000, : 10 - 13
  • [33] Investigation on dual gate oxide charging damage in 0.13μm copper damascene technology
    Teo, WY
    Hou, YT
    Li, MF
    Chen, P
    Ko, LH
    Zeng, X
    Jin, Y
    Gn, FH
    Chan, LH
    2002 7TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2002, : 14 - 17
  • [34] Effect of plasma overetch of polysilicon on gate oxide damage
    Gabriel, Calvin T.
    McVittie, James P.
    Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films, 1995, 13 (3 pt 1):
  • [35] EFFECT OF PLASMA OVERETCH OF POLYSILICON ON GATE OXIDE DAMAGE
    GABRIEL, CT
    MCVITTIE, JP
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 1995, 13 (03): : 900 - 904
  • [36] Plasma charging damage on ultrathin gate oxides
    Park, D
    Hu, CM
    IEEE ELECTRON DEVICE LETTERS, 1998, 19 (01) : 1 - 3
  • [37] Effects of poly-Si annealing on gate oxide charging damage in poly-Si gate etching process
    Chong, D
    Yoo, WJ
    Chan, L
    See, A
    SILICON MATERIALS-PROCESSING, CHARACTERIZATION AND RELIABILITY, 2002, 716 : 197 - 202
  • [38] CHARACTERIZATION AND OPTIMIZATION OF METAL ETCH PROCESSES TO MINIMIZE CHARGING DAMAGE TO SUBMICRON TRANSISTOR GATE OXIDE
    LIN, MR
    FANG, P
    HEILER, F
    LEE, R
    RAKKHIT, R
    SHEN, L
    IEEE ELECTRON DEVICE LETTERS, 1994, 15 (01) : 25 - 27
  • [39] Observation of an electron charging effect in Si nanocrystals embedded in an ultrathin gate oxide
    Maeda, T
    Suzuki, E
    Sakata, I
    Yamanaka, M
    Ishii, K
    PROCEEDINGS OF THE FIFTH INTERNATIONAL SYMPOSIUM ON QUANTUM CONFINEMENT: NANOSTRUCTURES, 1999, 98 (19): : 49 - 60
  • [40] Correlation of antenna charging and gate oxide reliability
    Gabriel, CT
    Nariani, SR
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 1996, 14 (03): : 990 - 994