A mixed parallel neural networks computing unit implemented in FPGA

被引：0
|
作者：
Ma, XB [1 ]
Jin, LW [1 ]
Shen, DS [1 ]
Yin, JX [1 ]
机构：
[1] S China Univ Technol, Coll Elect & Informat, Guangzhou 510640, Peoples R China
来源：
PROCEEDINGS OF 2003 INTERNATIONAL CONFERENCE ON NEURAL NETWORKS & SIGNAL PROCESSING, PROCEEDINGS, VOLS 1 AND 2 | 2003年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
A FPGA implementation architecture of neural network (NN) computing unit is proposed in this paper. In the computing unit, link parallelism is designed between the input layer and middle layer of NN; neuron parallelism is designed between the middle layer and output layer. Moreover, the method of hardware implementation of the sigmoid function of NN is improved and a new method for weight locating in computing unit is proposed, which can simply the implementation of the NN greatly.
引用
收藏
页码：324 / 327
页数：4
相关论文
共 50 条
  • [31] BNNsplit: Binarized Neural Networks for embedded distributed FPGA-based computing systems
    Fiscaletti, Giorgia
    Speziali, Marco
    Stornaiuolo, Luca
    Santambrogio, Marco D.
    Sciuto, Donatella
    [J]. PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 975 - 978
  • [32] A Convolutional Neural Network Fully Implemented on FPGA for Embedded Platforms
    Bettoni, Marco
    Urgese, Gianvito
    Kobayashi, Yuki
    Macii, Enrico
    Acquaviva, Andrea
    [J]. 2017 FIRST NEW GENERATION OF CAS (NGCAS), 2017, : 49 - 52
  • [33] LTE Turbo Decoding Parallel Architecture with Single Interleaver Implemented on FPGA
    Anghel, Cristian
    Stanciu, Cristian
    Paleologu, Constantin
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2017, 36 (04) : 1455 - 1475
  • [34] Parallel execution of neural networks with mixed biases for solving satisfiability problem
    Zhang, Kairong
    Nagamatu, Masahiro
    [J]. INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2005, 1 (04): : 643 - 657
  • [35] Control of DC/DC Buck-Parallel Converter Implemented in FPGA
    Guerrero-Ramirez, E.
    Martinez-Barbosa, A.
    Guzman-Ramirez, E.
    Linares-Flores, J.
    Sira-Ramirez, H.
    [J]. REVISTA IBEROAMERICANA DE AUTOMATICA E INFORMATICA INDUSTRIAL, 2018, 15 (03): : 309 - 316
  • [36] LTE Turbo Decoding Parallel Architecture with Single Interleaver Implemented on FPGA
    Cristian Anghel
    Cristian Stanciu
    Constantin Paleologu
    [J]. Circuits, Systems, and Signal Processing, 2017, 36 : 1455 - 1475
  • [37] Fast and Robust Face Detection on a Parallel Optimized Architecture Implemented on FPGA
    Farrugia, Nicolas
    Mamalet, Franck
    Roux, Sebastein
    Yang, Fan
    Paindavoine, Michel
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2009, 19 (04) : 597 - 602
  • [38] COMPUTING WITH NEURAL NETWORKS
    PALM, G
    [J]. SCIENCE, 1987, 235 (4793) : 1227 - 1228
  • [39] Parallel computing in linear mixed models
    Yavuz, Fulya Gokalp
    Schloerke, Barret
    [J]. COMPUTATIONAL STATISTICS, 2020, 35 (03) : 1273 - 1289
  • [40] Parallel computing in linear mixed models
    Fulya Gokalp Yavuz
    Barret Schloerke
    [J]. Computational Statistics, 2020, 35 : 1273 - 1289
12345