A Lightweight Reconfigurable RRAM-based PUF for Highly Secure Applications

被引:6
|
作者
Hajri, Basma [1 ]
Mansour, Mohammad M. [1 ]
Chehab, Ali [1 ]
Aziza, Hassen [2 ]
机构
[1] Amer Univ Beirut, Elect & Comp Engn Dept, Beirut 11072020, Lebanon
[2] Aix Marseille Univ, UMR CNRS 7334, IM2NP, 38 Rue Joliot Curie, F-13451 Marseille 20, France
关键词
Physical Unclonable Function (PUF); Memristor; RRAM; Reconfigurable PUF; reliability; security;
D O I
10.1109/dft50435.2020.9250829
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Recently, the variability of resistive memory devices (RRAM) has become an attractive feature for hardware security in the form of a Physically Unclonable Function (PUF). Although several RRAM-based PUFs have appeared in the literature, they still suffer from some issues related to reliability, reconfigurability, and extensive integration cost. This paper presents a novel lightweight reconfigurable RRAM-based PUF (LRR-PUF) wherein multiple RRAM cells, connected to the same bit line and same transistor (1T4R), are used to generate a single bit response. The pulse programming method used is also innovative and exploits variations in the number of pulses needed to switch the RRAM cell as the primary entropy source of the PUF. The main feature of the proposed PUF is its integration with any RRAM architecture at almost no additional cost. Through extensive simulations, including the impact of temperature and voltage variations along with statistical characterization, we demonstrate that the LRR-PUF exhibits such attractive properties including high reliability (almost 100%), reconfigurability, uniqueness, cost, and efficiency.
引用
收藏
页数:4
相关论文
共 50 条
  • [31] RRAM-based Analog In-Memory Computing
    Chen, Xiaoming
    Song, Tao
    Han, Yinhe
    2021 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2021,
  • [32] An RRAM-based Neural Radiance Field Processor
    Zheng, Yueyang
    Rao, Chaolin
    Wan, Haochuan
    Zhou, Yuliang
    Zhou, Pingqiang
    Yu, Jingyi
    Lou, Xin
    2022 IEEE 35TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (IEEE SOCC 2022), 2022, : 305 - 309
  • [33] Optimization Opportunities in RRAM-based FPGA Architectures
    Tang, Xifan
    De Micheli, Giovanni
    Gaillardon, Pierre-Emmanuel
    2017 IEEE 8TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2017,
  • [34] A HARDWARE SECURITY SCHEME FOR RRAM-BASED FPGA
    Chen, Yi-Chung
    Zhang, Wei
    Li, Hai
    2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,
  • [35] An Efficient and Reliable Lightweight PUF for IoT-based Applications
    Amsaad, Fathi
    Razaque, Abdul
    Baza, Mohamed
    Kose, Seluck
    Bhatia, Sajal
    Srivastava, Gautam
    2021 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS WORKSHOPS (ICC WORKSHOPS), 2021,
  • [36] PUF Design Based on RRAM Delay Unit
    Yang X.
    Ye W.-Q.
    Cui X.-L.
    Cui, Xiao-Le (cuixl@pkusz.edu.cn), 1600, Chinese Institute of Electronics (48): : 1565 - 1571
  • [37] RTN impacts on RRAM-based Nonvolatile logic circuit
    Ling, Yao-Tian
    Wang, Zong-Wei
    Fang, Yi-Chen
    Kang, Jian
    Wu, Lin-Dong
    Yang, Yu-Chao
    Cai, Yi-Mao
    Huang, Ru
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 482 - 484
  • [38] A Study on the Programming Structures for RRAM-Based FPGA Architectures
    Tang, Xifan
    Kim, Gain
    Gaillardon, Pierre-Emmanuel
    De Micheli, Giovanni
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (04) : 503 - 516
  • [39] Algorithmic Fault Detection for RRAM-based Matrix Operations
    Liu, Mengyun
    Xia, Lixue
    Wang, Yu
    Chakrabarty, Krishnendu
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2020, 25 (03)
  • [40] Logic Synthesis for RRAM-Based In-Memory Computing
    Shirinzadeh, Saeideh
    Soeken, Mathias
    Gaillardon, Pierre-Emmanuel
    Drechsler, Rolf
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (07) : 1422 - 1435