Lateral variation doped wide bottom trench gate IGBT for reduced on-resistance with improved gate charge

被引:0
|
作者
Vaidya, Mahesh [1 ]
Naugarhiya, Alok [1 ]
Verma, Shrish [1 ]
机构
[1] Natl Inst Technol, Dept Elect & Telecommun Engn, Raipur 492010, Madhya Pradesh, India
关键词
IGBT; Lateral variation; Gate-charge; E-off; V-on; BIPOLAR-TRANSISTOR;
D O I
10.1016/j.matpr.2020.09.712
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this paper, novel concept of lateral variation doping profile in the drift region for IGBT is presented. The variation profile divides the drift region in four sections in such a way that highly doped p(+) and n(+) pillars are present at the center, while pillars with lesser concentration are situated at the drift region boundary. Higher concentration below the channel region, enables the presence of more free charges in the conduction path thereby reducing the specific resistance (Ron.A) in the conduction path. The p(-) and n(-) section reduces the critical electric field at the corner and maintains the similar breakdown voltage in comparison with the conventional design despite of higher concentration doping profile at the middle. Proposed structure offers 19% improvement in current density and 16% reduction in Ron.A. Lateral variation doped structure also able to reduce on-state voltage drop (Von) by 15.38%. Along with the lateral doping concept, Proposed structure utilizes the broad oxide at the gate region in order to improve the switching performance. The increment in the oxide thickness reduces the gate to collector capacitance (C-GC) and leads to reduces the gate to collector charge (Q(GC)) by 30%. Reduction in gate charge also improve the switching performance of the devices and reduces the energy losses during the turn-off period. The 20% improvement in turn-off losses at same on-state voltage drop is observed. Additionally, 5% improvement in the on-state voltage drop is also achieved. Additionally, various figure of merit (FOM) is also evaluated. The Baliga's FOM and industrial FOM is improved by 19% and 55% respectively as compared to conventional design. (C) 2020 Elsevier Ltd.
引用
收藏
页码:4587 / 4592
页数:6
相关论文
共 50 条
  • [31] A Lateral Trench Dual Gate Power MOSFET on Thin SOI for Improved Performance
    Singh, Yashvir
    Punetha, Mayank
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2013, 2 (07) : Q113 - Q117
  • [32] A 1200-V-Class Ultra-Low Specific On-Resistance SiC Lateral MOSFET With Double Trench Gate and VLD Technique
    Kong, Moufu
    Hu, Zewei
    Gao, Jiacheng
    Chen, Zongqi
    Zhang, Bingke
    Yang, Hongqiang
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2022, 10 : 83 - 88
  • [33] Fast-Switching Lateral IGBT with Trench/Planar Gate and Integrated Schottky Barrier Diode (SBD)
    Sun, Licheng
    Duan, Baoxing
    Wang, Yandong
    Yang, Yintang
    2019 31ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2019, : 379 - 382
  • [34] An ultra-low specific on-resistance trench LDMOS with a U-shaped gate and accumulation layer
    李鹏程
    罗小蓉
    罗尹春
    周坤
    石先龙
    张彦辉
    吕孟山
    Chinese Physics B, 2015, 24 (04) : 403 - 408
  • [35] An ultra-low specific on-resistance trench LDMOS with a U-shaped gate and accumulation layer
    Li Peng-Cheng
    Luo Xiao-Rong
    Luo Yin-Chun
    Zhou Kun
    Shi Xian-Long
    Zhang Yan-Hui
    Lv Meng-Shan
    CHINESE PHYSICS B, 2015, 24 (04)
  • [36] Ultra-low specific on-resistance SOI double-gate trench-type MOSFET
    雷天飞
    罗小蓉
    葛锐
    陈曦
    王元刚
    姚国亮
    蒋永恒
    张波
    李肇基
    半导体学报, 2011, (10) : 49 - 52
  • [37] Ultra-low specific on-resistance SOI double-gate trench-type MOSFET
    Lei Tianfei
    Luo Xiaorong
    Ge Rui
    Chen Xi
    Wang Yuangang
    Yao Guoliang
    Jiang Yongheng
    Zhang Bo
    Li Zhaoji
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (10)
  • [38] Improving the breakdown voltage, ON-resistance and gate-charge of InGaAs LDMOS power transistors
    Kumar, M. Jagadesh
    Bansal, Avikal
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2012, 27 (10)
  • [39] New Strained Silicon-On-Insulator Lateral MOSFET With Ultralow ON-Resistance by Si1-xGex P-Top Layer and Trench Gate
    Li, Mingzhe
    Duan, Baoxing
    Yang, Yintang
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (06) : 788 - 791
  • [40] Reducing the specific on-resistance for a trench-gate-integrated SOI LDMOS by using the double silicon drift layers
    Wang, Yuan
    Hu, Shengdong
    Liu, Chang
    Wang, Jian'an
    Yang, Han
    Ran, Shenglong
    Jiang, Jie
    Guo, Gang
    RESULTS IN PHYSICS, 2020, 19